{"id":"https://openalex.org/W2015275644","doi":"https://doi.org/10.1109/tvlsi.2013.2242100","title":"Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults","display_name":"Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults","publication_year":2013,"publication_date":"2013-02-08","ids":{"openalex":"https://openalex.org/W2015275644","doi":"https://doi.org/10.1109/tvlsi.2013.2242100","mag":"2015275644"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2242100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2242100","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049248448","display_name":"Yen-Lin Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Lin Peng","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084103721","display_name":"Ding-Ming Kwai","orcid":"https://orcid.org/0000-0001-7769-7879"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Ming Kwai","raw_affiliation_strings":["Industrial Technology Research Institute, Information and Communications Research Laboratories, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Information and Communications Research Laboratories, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113501237","display_name":"Yung-Fa Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Fa Chou","raw_affiliation_strings":["Industrial Technology Research Institute, Information and Communications Research Laboratories, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Information and Communications Research Laboratories, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049248448"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":1.5761,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.8307294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"22","issue":"2","first_page":"207","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6841034889221191},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5613364577293396},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5504534840583801},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47237423062324524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4606461822986603},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4441407024860382},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.41625523567199707},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41105663776397705},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3530536890029907},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3103213608264923},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29316431283950806},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.18396300077438354},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.11050918698310852},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08151009678840637}],"concepts":[{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6841034889221191},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5613364577293396},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5504534840583801},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47237423062324524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4606461822986603},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4441407024860382},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.41625523567199707},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41105663776397705},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3530536890029907},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3103213608264923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29316431283950806},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.18396300077438354},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.11050918698310852},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08151009678840637}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2242100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2242100","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1916533169","https://openalex.org/W1977773606","https://openalex.org/W1979477906","https://openalex.org/W1987638749","https://openalex.org/W1993728494","https://openalex.org/W2032134808","https://openalex.org/W2069756028","https://openalex.org/W2095841863","https://openalex.org/W2102105233","https://openalex.org/W2106147871","https://openalex.org/W2116280612","https://openalex.org/W2121319341","https://openalex.org/W2127379989","https://openalex.org/W2132155220","https://openalex.org/W2136841933","https://openalex.org/W2137893918","https://openalex.org/W2139243942","https://openalex.org/W2141473386","https://openalex.org/W2142982703","https://openalex.org/W2144773387","https://openalex.org/W2144853876","https://openalex.org/W2150107614","https://openalex.org/W2152577665","https://openalex.org/W2153653897","https://openalex.org/W2158724905","https://openalex.org/W2162529266","https://openalex.org/W2163537934","https://openalex.org/W2165446236","https://openalex.org/W2169528473","https://openalex.org/W2170510975","https://openalex.org/W2170564220","https://openalex.org/W4245836001","https://openalex.org/W6683477341","https://openalex.org/W6684616284"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W4309935840","https://openalex.org/W2085192548","https://openalex.org/W2038293309","https://openalex.org/W2764789987","https://openalex.org/W1972395546","https://openalex.org/W150753669","https://openalex.org/W1537198282","https://openalex.org/W2154814801","https://openalex.org/W2012014781"],"abstract_inverted_index":{"3-D":[0,21,84,145,155],"integration":[1],"has":[2],"been":[3],"touted":[4],"as":[5,55],"an":[6,72],"approach":[7],"to":[8,39,115,171],"reducing":[9],"the":[10,46,62,89,141,144,158,178],"lengths":[11],"of":[12,26,52,91,143,160,180],"critical":[13],"paths":[14,98],"in":[15],"field-programmable":[16],"gate":[17],"arrays":[18],"(FPGAs).":[19],"A":[20],"chip":[22],"stacks":[23],"a":[24,41],"number":[25,136,159],"2-D":[27],"FPGA":[28,85],"bare":[29],"dies,":[30],"interconnected":[31],"by":[32,87],"through-silicon":[33],"vias":[34],"(TSVs)":[35],"and":[36,58,80,95,102],"micro":[37],"bumps,":[38],"attain":[40],"high":[42,150],"packing":[43],"density.":[44],"However,":[45],"technology":[47],"also":[48],"introduces":[49],"new":[50],"types":[51],"defects,":[53],"such":[54],"TSV":[56],"void":[57],"microbump":[59],"misalignment.":[60],"Testing":[61],"interconnection":[63],"faults":[64,82],"becomes":[65],"inevitable.":[66],"In":[67],"this":[68],"paper,":[69],"we":[70,129],"present":[71],"automatic":[73],"test":[74,111],"pattern":[75],"generator":[76],"for":[77,154],"open,":[78],"short,":[79],"delay":[81,151],"on":[83],"interconnects":[86],"exploiting":[88],"regularity":[90],"switch":[92],"matrix":[93],"topology":[94],"forming":[96],"repetitive":[97],"with":[99,103,140,157],"finite":[100],"steps":[101],"loop-back.":[104],"The":[105,147],"experimental":[106],"results":[107],"show":[108],"that":[109],"12":[110],"patterns":[112],"(TPs)":[113],"suffice":[114],"achieve":[116],"100%":[117],"open":[118],"fault":[119],"coverage":[120],"(FC).":[121],"To":[122],"detect":[123],"all":[124],"possible":[125],"neighboring":[126],"short":[127],"faults,":[128],"need":[130],"more":[131],"than":[132],"40":[133],"TPs,":[134],"whose":[135],"increases":[137],"only":[138],"slightly":[139],"height":[142],"FPGA.":[146],"TPs":[148],"have":[149],"FC":[152],"(96%)":[153],"FPGAs":[156],"configurable":[161],"logic":[162],"blocks":[163],"ranging":[164],"from":[165],"50":[166,168,172,174],"\u00d7":[167,169,173,175],"2":[170],"6,":[176],"demonstrating":[177],"scalability":[179],"our":[181],"method.":[182]},"counts_by_year":[{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}