{"id":"https://openalex.org/W2116071667","doi":"https://doi.org/10.1109/tvlsi.2013.2241798","title":"Ultra-High Throughput Low-Power Packet Classification","display_name":"Ultra-High Throughput Low-Power Packet Classification","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2116071667","doi":"https://doi.org/10.1109/tvlsi.2013.2241798","mag":"2116071667"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2241798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2241798","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062323069","display_name":"Alan Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I94876832","display_name":"Dundalk Institute of Technology","ror":"https://ror.org/01800zd49","country_code":"IE","type":"education","lineage":["https://openalex.org/I94876832"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Alan Kennedy","raw_affiliation_strings":["Dundalk Institute of Technology, School of Electronic Engineering, Dundalk, Ireland","Sch. of Electron. Eng., Dundalk Inst. of Technol., Dundalk, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dundalk Institute of Technology, School of Electronic Engineering, Dundalk, Ireland","institution_ids":["https://openalex.org/I94876832"]},{"raw_affiliation_string":"Sch. of Electron. Eng., Dundalk Inst. of Technol., Dundalk, Ireland","institution_ids":["https://openalex.org/I94876832"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036477576","display_name":"Xiaojun Wang","orcid":"https://orcid.org/0000-0002-4674-7711"},"institutions":[{"id":"https://openalex.org/I42934936","display_name":"Dublin City University","ror":"https://ror.org/04a1a1e81","country_code":"IE","type":"education","lineage":["https://openalex.org/I42934936"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Xiaojun Wang","raw_affiliation_strings":["Dublin City University, School of Electronic Engineering, Dublin, Ireland","Sch. Of Electron. Eng., Dublin City Univ., Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dublin City University, School of Electronic Engineering, Dublin, Ireland","institution_ids":["https://openalex.org/I42934936"]},{"raw_affiliation_string":"Sch. Of Electron. Eng., Dublin City Univ., Dublin, Ireland","institution_ids":["https://openalex.org/I42934936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.5127,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.8950938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"2","first_page":"286","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7739753723144531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7612285614013672},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.7537280321121216},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7128871083259583},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6128811240196228},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5805594325065613},{"id":"https://openalex.org/keywords/wire-speed","display_name":"Wire speed","score":0.5142226219177246},{"id":"https://openalex.org/keywords/deep-packet-inspection","display_name":"Deep packet inspection","score":0.4793834984302521},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4147935211658478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3905850350856781},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37500280141830444},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3326672613620758},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.286124050617218},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08807286620140076}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7739753723144531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7612285614013672},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.7537280321121216},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7128871083259583},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6128811240196228},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5805594325065613},{"id":"https://openalex.org/C46788351","wikidata":"https://www.wikidata.org/wiki/Q571379","display_name":"Wire speed","level":2,"score":0.5142226219177246},{"id":"https://openalex.org/C204679922","wikidata":"https://www.wikidata.org/wiki/Q734252","display_name":"Deep packet inspection","level":3,"score":0.4793834984302521},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4147935211658478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3905850350856781},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37500280141830444},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3326672613620758},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.286124050617218},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08807286620140076},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2241798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2241798","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.dkit.ie:527","is_oa":false,"landing_page_url":"http://eprints.dkit.ie/527/1/kennedy.pdf","pdf_url":"http://eprints.dkit.ie/527/1/kennedy.pdf","source":{"id":"https://openalex.org/S4377196592","display_name":"STOR (Dundalk Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94876832","host_organization_name":"Dundalk Institute of Technology","host_organization_lineage":["https://openalex.org/I94876832"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W79029001","https://openalex.org/W1995458676","https://openalex.org/W2022106793","https://openalex.org/W2062652918","https://openalex.org/W2063773589","https://openalex.org/W2067969756","https://openalex.org/W2077688755","https://openalex.org/W2120552058","https://openalex.org/W2125015454","https://openalex.org/W2132839180","https://openalex.org/W2137145600","https://openalex.org/W2138178896","https://openalex.org/W2139751271","https://openalex.org/W2143377393","https://openalex.org/W2151553380","https://openalex.org/W2154770818","https://openalex.org/W2155771881","https://openalex.org/W2157085439","https://openalex.org/W2164905748","https://openalex.org/W2168626603","https://openalex.org/W2169553922","https://openalex.org/W2169741605","https://openalex.org/W2169908215","https://openalex.org/W2545369925","https://openalex.org/W3006615558","https://openalex.org/W3142489993","https://openalex.org/W6655830906","https://openalex.org/W6666086141","https://openalex.org/W6670100461"],"related_works":["https://openalex.org/W166608820","https://openalex.org/W2080202421","https://openalex.org/W815623786","https://openalex.org/W2119461845","https://openalex.org/W1583843371","https://openalex.org/W2037047765","https://openalex.org/W2514988192","https://openalex.org/W1583906151","https://openalex.org/W2161402239","https://openalex.org/W2029733899"],"abstract_inverted_index":{"Packet":[0,49],"classification":[1,50,134],"is":[2,34,47,51,82,160],"used":[3,35,141],"by":[4,12,28],"networking":[5],"equipment":[6],"to":[7,16,36,56,90,142,149,163,183],"sort":[8],"packets":[9,22,61,93],"into":[10],"flows":[11],"comparing":[13],"their":[14],"headers":[15],"a":[17,38,52,83,106,116,127,137,188],"list":[18],"of":[19,73,75,79,101,103,110,130,146,169],"rules,":[20],"with":[21,105,136],"placed":[23],"in":[24,44,165],"the":[25,29,42,57,131,144,151,166,177],"flow":[26,33],"determined":[27],"matched":[30],"rule.":[31],"A":[32],"decide":[37],"packet's":[39],"priority":[40],"and":[41,68,194],"manner":[43],"which":[45],"it":[46,159],"processed.":[48],"difficult":[53],"task":[54],"due":[55],"fact":[58],"that":[59,86,158],"all":[60],"must":[62],"be":[63,184],"processed":[64],"at":[65],"wire":[66],"speed":[67],"rulesets":[69,98,156],"can":[70,87],"contain":[71],"tens":[72,100],"thousands":[74,102],"rules.":[76],"The":[77,123,172],"contribution":[78],"this":[80],"paper":[81],"hardware":[84,124],"accelerator":[85,125],"classify":[88],"up":[89],"433":[91],"million":[92],"per":[94],"second":[95],"when":[96,114,186],"using":[97,115],"containing":[99],"rules":[104],"peak":[107],"power":[108],"consumption":[109],"only":[111],"9.03":[112],"W":[113],"Stratix":[117],"III":[118],"field-programmable":[119],"gate":[120],"array":[121],"(FPGA).":[122],"uses":[126],"modified":[128,173],"version":[129],"HyperCuts":[132],"packet":[133],"algorithm,":[135],"new":[138],"pre-cutting":[139],"process":[140],"reduce":[143],"amount":[145],"memory":[147,168],"needed":[148],"save":[150],"search":[152],"structure":[153],"for":[154,179],"large":[155],"so":[157],"small":[161],"enough":[162],"fit":[164],"on-chip":[167],"an":[170],"FPGA.":[171],"algorithm":[174],"also":[175],"removes":[176],"need":[178],"floating":[180],"point":[181],"division":[182],"performed":[185],"classifying":[187],"packet,":[189],"allowing":[190],"higher":[191,197],"clock":[192],"speeds":[193],"thus":[195],"obtaining":[196],"throughputs.":[198]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}