{"id":"https://openalex.org/W1969677236","doi":"https://doi.org/10.1109/tvlsi.2013.2240324","title":"Smart Reliable Network-on-Chip","display_name":"Smart Reliable Network-on-Chip","publication_year":2013,"publication_date":"2013-02-21","ids":{"openalex":"https://openalex.org/W1969677236","doi":"https://doi.org/10.1109/tvlsi.2013.2240324","mag":"1969677236"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2240324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2240324","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020025860","display_name":"C\u00e9dric Killian","orcid":"https://orcid.org/0000-0003-1525-4225"},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Cedric Killian","raw_affiliation_strings":["Lorraine University, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lorraine University, Metz, France","institution_ids":["https://openalex.org/I90183372"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036139436","display_name":"Camel Tanougast","orcid":"https://orcid.org/0000-0002-5399-1683"},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Camel Tanougast","raw_affiliation_strings":["Lorraine University, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lorraine University, Metz, France","institution_ids":["https://openalex.org/I90183372"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112299208","display_name":"Fabrice Monteiro","orcid":null},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabrice Monteiro","raw_affiliation_strings":["Lorraine University, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lorraine University, Metz, France","institution_ids":["https://openalex.org/I90183372"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112557046","display_name":"Abbas Dandache","orcid":null},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Abbas Dandache","raw_affiliation_strings":["Lorraine University, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lorraine University, Metz, France","institution_ids":["https://openalex.org/I90183372"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.659,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.9606699,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"22","issue":"2","first_page":"242","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7612584829330444},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6999953389167786},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.665482759475708},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.634523868560791},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5810834765434265},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4780885875225067},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4749201238155365},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4580397307872772},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.444191575050354},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35555851459503174},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3415260910987854},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3154006600379944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14411872625350952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08612442016601562},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08218088746070862}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7612584829330444},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6999953389167786},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.665482759475708},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.634523868560791},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5810834765434265},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4780885875225067},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4749201238155365},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4580397307872772},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.444191575050354},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35555851459503174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3415260910987854},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3154006600379944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14411872625350952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08612442016601562},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08218088746070862},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2240324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2240324","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01280416v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01280416","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22 (2), pp.242-255. ⟨10.1109/TVLSI.2013.2240324⟩","raw_type":"Journal articles"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W12453636","https://openalex.org/W1584356919","https://openalex.org/W1668025881","https://openalex.org/W1995086248","https://openalex.org/W2090190382","https://openalex.org/W2095211124","https://openalex.org/W2099270794","https://openalex.org/W2100253775","https://openalex.org/W2101298852","https://openalex.org/W2122715817","https://openalex.org/W2124531928","https://openalex.org/W2133202425","https://openalex.org/W2135241043","https://openalex.org/W2136961361","https://openalex.org/W2138877655","https://openalex.org/W2142127152","https://openalex.org/W2144108379","https://openalex.org/W2144709243","https://openalex.org/W2147894920","https://openalex.org/W2154323564","https://openalex.org/W2154344146","https://openalex.org/W2159228542","https://openalex.org/W2171351564","https://openalex.org/W3148721767","https://openalex.org/W3150832729","https://openalex.org/W4243880501","https://openalex.org/W6600500587","https://openalex.org/W6634700816"],"related_works":["https://openalex.org/W2753223082","https://openalex.org/W3025119703","https://openalex.org/W4387941415","https://openalex.org/W2347757802","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W2889326901","https://openalex.org/W2043881088","https://openalex.org/W2390899382","https://openalex.org/W836071236"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,49],"present":[4],"a":[5],"new":[6,26],"network-on-chip":[7],"(NoC)":[8],"that":[9],"handles":[10],"accurate":[11],"localizations":[12],"of":[13,17,39,53,77,108],"the":[14,18,35,75,78,88,93,95,99,109],"faulty":[15,43,79],"parts":[16],"NoC.":[19],"The":[20],"proposed":[21],"NoC":[22,89,112],"is":[23],"based":[24],"on":[25],"error":[27],"detection":[28,52],"mechanisms":[29,63],"suitable":[30],"for":[31],"dynamic":[32],"NoCs,":[33],"where":[34],"number":[36],"and":[37,56,69,72,98,115],"position":[38,76],"processor":[40],"elements":[41],"or":[42],"blocks":[44,80],"vary":[45],"during":[46],"runtime.":[47],"Indeed,":[48],"propose":[50],"online":[51],"data":[54,100],"packet":[55,101],"adaptive":[57],"routing":[58],"algorithm":[59],"errors.":[60],"Both":[61],"presented":[62,110],"are":[64],"able":[65],"to":[66],"distinguish":[67],"permanent":[68],"transient":[70],"errors":[71],"localize":[73],"accurately":[74],"(data":[81],"bus,":[82],"input":[83],"port,":[84],"output":[85],"port)":[86],"in":[87],"routers,":[90],"while":[91],"preserving":[92],"throughput,":[94],"network":[96],"load,":[97],"latency.":[102],"We":[103],"provide":[104],"localization":[105],"capacity":[106],"analysis":[107],"mechanisms,":[111],"performance":[113],"evaluations,":[114],"field-programmable":[116],"gate":[117],"array":[118],"synthesis.":[119]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}