{"id":"https://openalex.org/W1999533217","doi":"https://doi.org/10.1109/tvlsi.2013.2239670","title":"Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing","display_name":"Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing","publication_year":2013,"publication_date":"2013-01-30","ids":{"openalex":"https://openalex.org/W1999533217","doi":"https://doi.org/10.1109/tvlsi.2013.2239670","mag":"1999533217"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2239670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2239670","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112294951","display_name":"Cosmin Popa","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Cosmin Popa","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Information Technology, Bucharest, Romania","[Faculty of Electronics, Telecommunications and Information Technology, University Politehnica of Bucharest, Bucharest, Romania]"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, Bucharest, Romania","institution_ids":[]},{"raw_affiliation_string":"[Faculty of Electronics, Telecommunications and Information Technology, University Politehnica of Bucharest, Bucharest, Romania]","institution_ids":["https://openalex.org/I61641377"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112294951"],"corresponding_institution_ids":["https://openalex.org/I61641377"],"apc_list":null,"apc_paid":null,"fwci":2.3981,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.87725464,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"22","issue":"2","first_page":"443","last_page":"447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6991829872131348},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6675581932067871},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6348190307617188},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5971394777297974},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.5256482362747192},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5181873440742493},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5175425410270691},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.49430370330810547},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.42794176936149597},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.41155263781547546},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40507936477661133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2585323452949524},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.20284074544906616},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.19568410515785217}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6991829872131348},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6675581932067871},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6348190307617188},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5971394777297974},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.5256482362747192},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5181873440742493},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5175425410270691},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.49430370330810547},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.42794176936149597},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.41155263781547546},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40507936477661133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2585323452949524},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.20284074544906616},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.19568410515785217},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2239670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2239670","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W613096942","https://openalex.org/W1966686985","https://openalex.org/W1972697940","https://openalex.org/W2001551143","https://openalex.org/W2016496107","https://openalex.org/W2043591762","https://openalex.org/W2071341836","https://openalex.org/W2072304149","https://openalex.org/W2088759056","https://openalex.org/W2094089371","https://openalex.org/W2101491661","https://openalex.org/W2113946365","https://openalex.org/W2120604753","https://openalex.org/W2127598997","https://openalex.org/W2130018631","https://openalex.org/W2131825659","https://openalex.org/W2132077292","https://openalex.org/W2132752405","https://openalex.org/W2136602104","https://openalex.org/W2144192918","https://openalex.org/W2153808668","https://openalex.org/W2156893787","https://openalex.org/W2163247630","https://openalex.org/W2170110197","https://openalex.org/W2502623891","https://openalex.org/W2546876737","https://openalex.org/W4246869071","https://openalex.org/W6674112548","https://openalex.org/W6677163778","https://openalex.org/W6679449445","https://openalex.org/W6682642288"],"related_works":["https://openalex.org/W2148435004","https://openalex.org/W2478073082","https://openalex.org/W2099990255","https://openalex.org/W2137088108","https://openalex.org/W2786631194","https://openalex.org/W3095898867","https://openalex.org/W2230017267","https://openalex.org/W1994421603","https://openalex.org/W2089088242","https://openalex.org/W2072189049"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"two":[3],"original":[4,19,55],"implementations":[5],"of":[6,15,25,37,50,94],"improved":[7],"accuracy":[8],"current-mode":[9],"multiplier/divider":[10,20,56],"circuits.":[11,74],"Besides":[12],"the":[13,23,38,51,62,66],"advantage":[14,24],"their":[16,108],"simplicity,":[17],"these":[18],"structures":[21,64,78],"present":[22],"very":[26],"small":[27],"linearity":[28],"errors":[29],"that":[30],"can":[31],"be":[32],"obtained":[33],"as":[34],"a":[35,59,88],"result":[36],"proposed":[39,76],"design":[40],"techniques":[41],"(0.75%":[42],"and":[43,103,113],"0.9%,":[44],"respectively,":[45,106],"for":[46,69,81],"an":[47],"extended":[48],"range":[49],"input":[52],"currents).":[53],"The":[54,75,97],"circuits":[57],"permit":[58],"facile":[60],"reconfiguration,":[61],"presented":[63],"representing":[65],"functional":[67],"basis":[68],"implementing":[70,82],"complex":[71],"function":[72],"synthesizer":[73],"computational":[77],"are":[79,101,111],"designed":[80],"in":[83],"0.18-\u03bcm":[84],"CMOS":[85],"technology,":[86],"with":[87],"low-voltage":[89],"operation":[90],"(a":[91],"supply":[92],"voltage":[93],"1.2":[95],"V).":[96],"circuits'":[98],"power":[99],"consumptions":[100],"60":[102],"75":[104],"\u03bcW,":[105],"while":[107],"frequency":[109],"bandwidths":[110],"79.6":[112],"59.7":[114],"MHz,":[115],"respectively.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}