{"id":"https://openalex.org/W2053583751","doi":"https://doi.org/10.1109/tvlsi.2012.2236690","title":"Nano Magnetic STT-Logic Partitioning for Optimum Performance","display_name":"Nano Magnetic STT-Logic Partitioning for Optimum Performance","publication_year":2013,"publication_date":"2013-06-13","ids":{"openalex":"https://openalex.org/W2053583751","doi":"https://doi.org/10.1109/tvlsi.2012.2236690","mag":"2053583751"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2236690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2236690","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110891937","display_name":"Jayita Das","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jayita Das","raw_affiliation_strings":["Department of Electrical Engineering, University of South Florida, Tampa, FL, USA","Dept. of Electr. Eng., Univ. of South Florida, Tampa, FL, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of South Florida, Tampa, FL, USA#TAB#","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111490946","display_name":"Syed M. Alam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Syed M. Alam","raw_affiliation_strings":["Everspin Technologies Inc, Austin, TX, USA","Everspin Technol. Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Everspin Technologies Inc, Austin, TX, USA","institution_ids":["https://openalex.org/I4210093483"]},{"raw_affiliation_string":"Everspin Technol. Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027962442","display_name":"Sanjukta Bhanja","orcid":"https://orcid.org/0000-0002-3876-3578"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjukta Bhanja","raw_affiliation_strings":["Department of Electrical Engineering, University of South Florida, Tampa, FL, USA","Dept. of Electr. Eng., Univ. of South Florida, Tampa, FL, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of South Florida, Tampa, FL, USA#TAB#","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7684,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84569848,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"22","issue":"1","first_page":"90","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8083012104034424},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7799907922744751},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5963078141212463},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5285588502883911},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4556364119052887},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44746172428131104},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4471483826637268},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3468046188354492},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32416999340057373},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3172258734703064},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2701890170574188},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25498971343040466},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13333812355995178},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10410398244857788}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8083012104034424},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7799907922744751},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5963078141212463},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5285588502883911},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4556364119052887},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44746172428131104},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4471483826637268},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3468046188354492},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32416999340057373},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3172258734703064},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2701890170574188},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25498971343040466},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13333812355995178},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10410398244857788},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2236690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2236690","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W627121869","https://openalex.org/W1968724499","https://openalex.org/W1976915281","https://openalex.org/W1983449030","https://openalex.org/W1991813033","https://openalex.org/W2001809292","https://openalex.org/W2008604842","https://openalex.org/W2010449985","https://openalex.org/W2013362402","https://openalex.org/W2017569700","https://openalex.org/W2022691368","https://openalex.org/W2026578838","https://openalex.org/W2031805653","https://openalex.org/W2032354343","https://openalex.org/W2033953996","https://openalex.org/W2048431314","https://openalex.org/W2063517113","https://openalex.org/W2081460098","https://openalex.org/W2093797685","https://openalex.org/W2104738393","https://openalex.org/W2122455065","https://openalex.org/W2148831941","https://openalex.org/W2148925416","https://openalex.org/W2160372845","https://openalex.org/W2167610579","https://openalex.org/W2169427755","https://openalex.org/W2169757251","https://openalex.org/W2554638377","https://openalex.org/W3149204854","https://openalex.org/W4231501498"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2290310756","https://openalex.org/W2039299085","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2151687972","https://openalex.org/W2167525841","https://openalex.org/W2135800703","https://openalex.org/W2170979950"],"abstract_inverted_index":{"Magnetoresistive":[0],"RAMs":[1],"(MRAMs)":[2],"are":[3,50,161,272],"the":[4,29,69,74,82,85,111,120,126,179,186,194,199,205,219,240,244,254,262,300,308,312],"new":[5],"generation":[6],"of":[7,149,157,170,176,212,246,286],"nonvolatile":[8],"memories":[9],"that":[10,56],"use":[11,253],"magnetic":[12],"tunnel":[13],"junctions":[14],"(MTJs)":[15],"to":[16,36,214,225,231,252,274,310],"store":[17,84],"bit":[18],"information.":[19],"Horizontal":[20],"(bit":[21],"and":[22,24,64,89,108,113,125,139,153,181,270,289,297,315],"source)":[23],"vertical":[25],"(word)":[26],"lines":[27],"partition":[28],"MRAM":[30,48,95],"into":[31],"a":[32,37,44,131,154,164,209,228,236,267,277],"2-D":[33],"grid":[34],"similar":[35],"conventional":[38],"memory.":[39,92],"This":[40,202],"paper":[41,306],"relies":[42],"on":[43,188],"logic-in-memory":[45,318],"architecture":[46],"where":[47],"cells":[49,75,83,213],"placed":[51],"in":[52,87,97,106,134,167,198,218,304],"close":[53,224],"proximity":[54],"so":[55],"they":[57],"can":[58],"behave":[59,90],"both":[60],"as":[61,65,91,258],"logic":[62,109,117],"elements":[63],"memory":[66],"bits.":[67],"When":[68],"clock":[70,298],"signal":[71],"is":[72],"active":[73],"compute":[76],"logic,":[77],"while":[78],"at":[79],"other":[80],"times":[81],"data":[86],"them":[88],"Using":[93],"these":[94],"cells,":[96],"this":[98,173,305],"paper,":[99],"we":[100,128],"have":[101,129],"designed":[102],"two":[103],"fundamental":[104],"components":[105],"datapath":[107],"circuits,":[110],"XOR":[112,166,230,269],"majority.":[114,237],"By":[115],"transferring":[116],"responsibilities":[118,177],"between":[119,178],"metal":[121],"lines,":[122],"CMOS":[123,182,200,206,220],"peripherals":[124],"MTJs,":[127],"achieved":[130],"significant":[132],"reduction":[133,156,217],"MTJ":[135],"cell":[136,155],"count,":[137],"energy,":[138],"delay":[140],"over":[141],"previous":[142],"designs.":[143],"For":[144],"example,":[145],"an":[146,283],"energy":[147,314],"savings":[148],"more":[150,158],"than":[151,159,233],"75%":[152],"81.25%":[160],"obtained":[162],"for":[163,227,235,260],"2-input":[165,229,256],"standalone":[168],"mode":[169],"operation.":[171],"Though":[172],"hybrid":[174],"sharing":[175],"MTJs":[180],"has":[183,191,208,307],"apparently":[184],"increased":[185],"overhead":[187],"CMOS,":[189],"it":[190],"however":[192],"reduced":[193],"net":[195],"power":[196,221,291],"consumption":[197],"peripherals.":[201],"happens":[203],"because":[204],"now":[207],"fewer":[210],"number":[211],"control.":[215],"The":[216],"varies":[222],"from":[223],"50%":[226],"greater":[232],"10%":[234],"In":[238],"addition,":[239],"designs":[241,302],"also":[242],"obey":[243],"rules":[245],"hierarchical":[247],"modeling":[248],"which":[249],"helped":[250],"us":[251],"novel":[255,263,301],"XORs":[257],"bricks":[259],"designing":[261],"3-input":[264,268],"XOR.":[265],"Again":[266],"majority":[271],"used":[273],"custom":[275],"develop":[276],"one-bit":[278],"full":[279],"adder.":[280],"Together":[281],"with":[282],"inter-cell":[284],"spacing":[285],"20":[287],"nm":[288],"low":[290,313],"spin":[292],"transfer":[293],"torque":[294],"current-driven":[295],"write":[296],"operations,":[299],"presented":[303],"potential":[309],"target":[311],"high":[316],"density":[317],"applications.":[319]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}