{"id":"https://openalex.org/W2037498199","doi":"https://doi.org/10.1109/tvlsi.2012.2236658","title":"Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment","display_name":"Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment","publication_year":2013,"publication_date":"2013-01-25","ids":{"openalex":"https://openalex.org/W2037498199","doi":"https://doi.org/10.1109/tvlsi.2012.2236658","mag":"2037498199"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2236658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2236658","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109999808","display_name":"Kai\u2013Chiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai-Chiang Wu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985595","display_name":"Diana Marculescu","orcid":"https://orcid.org/0000-0002-5734-4221"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diana Marculescu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109999808"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68940916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"22","issue":"1","first_page":"136","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8225398063659668},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6124619841575623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5968664288520813},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5243123769760132},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48560208082199097},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4722152352333069},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.46174389123916626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4302118718624115},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3736470341682434},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3483036756515503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3062625527381897},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20062541961669922},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13175413012504578}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8225398063659668},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6124619841575623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5968664288520813},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5243123769760132},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48560208082199097},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4722152352333069},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.46174389123916626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4302118718624115},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3736470341682434},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3483036756515503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3062625527381897},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20062541961669922},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13175413012504578},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2236658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2236658","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1999018339","https://openalex.org/W1999638666","https://openalex.org/W2071068906","https://openalex.org/W2096927458","https://openalex.org/W2100309594","https://openalex.org/W2104122494","https://openalex.org/W2105460788","https://openalex.org/W2109846948","https://openalex.org/W2111713070","https://openalex.org/W2119530531","https://openalex.org/W2120339354","https://openalex.org/W2122280482","https://openalex.org/W2122830411","https://openalex.org/W2139899398","https://openalex.org/W2145637658","https://openalex.org/W2155275285","https://openalex.org/W2160349021","https://openalex.org/W2169213530","https://openalex.org/W3146941683","https://openalex.org/W4236269389","https://openalex.org/W4241560890","https://openalex.org/W4251881069","https://openalex.org/W6650015519","https://openalex.org/W6678403545","https://openalex.org/W6681500790","https://openalex.org/W6685336676","https://openalex.org/W6814913177"],"related_works":["https://openalex.org/W975040225","https://openalex.org/W2041615232","https://openalex.org/W2149032943","https://openalex.org/W2154081718","https://openalex.org/W2167002145","https://openalex.org/W2110991008","https://openalex.org/W2000201823","https://openalex.org/W2149051075","https://openalex.org/W2061536619","https://openalex.org/W2394408226"],"abstract_inverted_index":{"Soft":[0],"errors,":[1],"which":[2],"have":[3],"been":[4,122],"a":[5,12,24,36,52,80,85],"significant":[6],"concern":[7],"in":[8,15],"memories,":[9],"are":[10],"now":[11],"main":[13],"factor":[14],"reliability":[16],"degradation":[17],"of":[18,51,73,88,102,110],"logic":[19],"circuits.":[20],"This":[21],"paper":[22],"presents":[23],"power-planning-aware":[25],"methodology":[26],"using":[27],"dual":[28],"supply":[29],"voltages":[30],"for":[31],"soft":[32,47],"error":[33,48],"hardening.":[34],"Given":[35],"constraint":[37],"on":[38,71,84],"power":[39],"overhead,":[40],"our":[41],"proposed":[42],"framework":[43],"can":[44,66],"minimize":[45],"the":[46,59,89,100,108,117],"rate":[49],"(SER)":[50],"circuit":[53,64],"via":[54],"selective":[55,103],"voltage":[56,104,113],"assignment.":[57],"In":[58],"70-nm":[60],"predictive":[61],"technology":[62],"model,":[63],"SER":[65,118],"be":[67],"reduced":[68],"by":[69,106],"23%":[70],"top":[72],"SER-aware":[74],"gate":[75],"resizing.":[76],"For":[77],"power-planning":[78],"awareness,":[79],"bi-partitioning":[81],"technique":[82],"based":[83],"simplified":[86,96],"version":[87],"Fiduccia-Mattheyses":[90],"(FM)":[91],"algorithm":[92],"is":[93],"presented.":[94],"The":[95],"FM-based":[97],"partitioning":[98],"refines":[99],"result":[101],"assignment":[105],"decreasing":[107],"number":[109],"connections":[111],"across":[112],"islands,":[114],"while":[115],"maintaining":[116],"reduction":[119],"that":[120],"has":[121],"accomplished.":[123]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}