{"id":"https://openalex.org/W2049342712","doi":"https://doi.org/10.1109/tvlsi.2012.2236114","title":"WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture","display_name":"WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture","publication_year":2013,"publication_date":"2013-01-17","ids":{"openalex":"https://openalex.org/W2049342712","doi":"https://doi.org/10.1109/tvlsi.2012.2236114","mag":"2049342712"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2236114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2236114","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108240549","display_name":"Yazhi Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Yazhi Huang","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Computer Science, City University of Hong Kong, Kowloon, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Computer Science, City University of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073520075","display_name":"Liang Shi","orcid":"https://orcid.org/0000-0002-9977-529X"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Liang Shi","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Computer Science, City University of Hong Kong, Kowloon, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Computer Science, City University of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039074274","display_name":"Jianhua Li","orcid":"https://orcid.org/0000-0001-5973-3143"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jianhua Li","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Computer Science, City University of Hong Kong, Kowloon, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Computer Science, City University of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103211926","display_name":"Qingan Li","orcid":"https://orcid.org/0000-0003-0110-5405"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Qingan Li","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Computer Science, City University of Hong Kong, Kowloon, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Computer Science, City University of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101441768","display_name":"Chun Jason Xue","orcid":"https://orcid.org/0000-0002-6431-9868"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chun Jason Xue","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Computer Science, City University of Hong Kong, Kowloon, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Computer Science, City University of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108240549"],"corresponding_institution_ids":["https://openalex.org/I168719708"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80278547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"22","issue":"1","first_page":"168","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9539694786071777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8887235522270203},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.8688377141952515},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.7515819072723389},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6251800060272217},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5914056897163391},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5384224653244019},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4951089918613434},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.47965458035469055},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4594385027885437},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.44041192531585693},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4195232391357422},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36694520711898804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3289680480957031},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30933433771133423},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.30554676055908203},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.28283703327178955},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.19576489925384521},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13089576363563538},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.09394115209579468},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08483180403709412},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.07010561227798462}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9539694786071777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8887235522270203},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.8688377141952515},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.7515819072723389},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6251800060272217},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5914056897163391},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5384224653244019},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4951089918613434},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.47965458035469055},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4594385027885437},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.44041192531585693},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4195232391357422},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36694520711898804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3289680480957031},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30933433771133423},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.30554676055908203},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.28283703327178955},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.19576489925384521},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13089576363563538},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.09394115209579468},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08483180403709412},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.07010561227798462},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2236114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2236114","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1498962072","https://openalex.org/W1561949301","https://openalex.org/W1883303451","https://openalex.org/W1965348640","https://openalex.org/W1984775012","https://openalex.org/W1996431959","https://openalex.org/W2003804316","https://openalex.org/W2009060648","https://openalex.org/W2013536114","https://openalex.org/W2015509025","https://openalex.org/W2016937272","https://openalex.org/W2019752041","https://openalex.org/W2020793540","https://openalex.org/W2021010544","https://openalex.org/W2021435491","https://openalex.org/W2040167141","https://openalex.org/W2055238204","https://openalex.org/W2058188174","https://openalex.org/W2060171681","https://openalex.org/W2069763700","https://openalex.org/W2080468511","https://openalex.org/W2087256755","https://openalex.org/W2101182628","https://openalex.org/W2121577722","https://openalex.org/W2131929304","https://openalex.org/W2139802090","https://openalex.org/W2140191557","https://openalex.org/W2141670680","https://openalex.org/W2142550124","https://openalex.org/W2146218445","https://openalex.org/W2150244954","https://openalex.org/W2162717942","https://openalex.org/W2164363152","https://openalex.org/W2167631583","https://openalex.org/W3005600352","https://openalex.org/W3143415687","https://openalex.org/W3145162387","https://openalex.org/W3147835733","https://openalex.org/W3147851186","https://openalex.org/W4214484431","https://openalex.org/W4234378260","https://openalex.org/W4237382706","https://openalex.org/W4242383623","https://openalex.org/W4246289115","https://openalex.org/W4248667787","https://openalex.org/W4252454950","https://openalex.org/W6633739562","https://openalex.org/W6639390710","https://openalex.org/W6653418960","https://openalex.org/W6680730535","https://openalex.org/W6682057630","https://openalex.org/W6684160664","https://openalex.org/W6793159789"],"related_works":["https://openalex.org/W3022691489","https://openalex.org/W1967889241","https://openalex.org/W2165125411","https://openalex.org/W2000718530","https://openalex.org/W2104554143","https://openalex.org/W2554856125","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W1506246762","https://openalex.org/W2161016424"],"abstract_inverted_index":{"Worst-case":[0],"execution":[1],"time":[2],"(WCET)":[3],"is":[4,94,114,157],"one":[5],"of":[6,110,118,129],"the":[7,48,74,111,116,127,167],"most":[8],"important":[9],"metric":[10],"in":[11,159],"real-time":[12,101],"embedded":[13,17,102],"system":[14],"design.":[15],"For":[16],"systems":[18,103],"with":[19,104],"clustered":[20,105],"very":[21],"long":[22],"instruction":[23,29,121],"word":[24],"(VLIW)":[25],"architecture,":[26],"register":[27,62,92,119],"allocation,":[28,63,93,120],"scheduling,":[30,64,122],"and":[31,65,123],"cluster":[32,66,124],"assignment":[33,67,125],"are":[34,132,143],"three":[35,52,140],"key":[36],"activities":[37,53],"for":[38,100,136],"code":[39,131],"optimization,":[40,88],"which":[41],"have":[42,69],"profound":[43],"impact":[44],"on":[45,73,126,176],"WCET.":[46],"At":[47],"same":[49],"time,":[50],"these":[51],"exhibit":[54],"a":[55,70,85,146,151],"phase":[56,148],"ordering":[57],"problem,":[58],"i.e.,":[59],"independently":[60],"performing":[61],"could":[68],"negative":[71],"effect":[72],"other":[75],"phases,":[76],"thereby":[77],"generating":[78],"sub-optimal":[79],"compiled":[80],"code.":[81],"In":[82],"this":[83],"paper,":[84],"compiler":[86],"level":[87],"namely":[89],"WCET-aware":[90],"re-scheduling":[91],"proposed":[95,112,155,168],"to":[96,149],"achieve":[97],"WCET":[98,137,172],"minimization":[99],"VLIW":[106],"architecture.":[107],"The":[108,154,162],"novelty":[109],"approach":[113],"that":[115,166],"effects":[117],"quality":[128],"generated":[130],"taken":[133],"into":[134,145],"account":[135],"minimization.":[138],"These":[139],"compilation":[141],"processes":[142],"integrated":[144],"single":[147],"obtain":[150],"balanced":[152],"result.":[153],"technique":[156,169],"implemented":[158],"Trimaran":[160],"4.0.":[161],"experimental":[163],"results":[164],"show":[165],"can":[170],"reduce":[171],"effectively,":[173],"by":[174],"34%":[175],"average.":[177]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}