{"id":"https://openalex.org/W2031970782","doi":"https://doi.org/10.1109/tvlsi.2012.2232684","title":"Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through","display_name":"Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through","publication_year":2013,"publication_date":"2013-01-17","ids":{"openalex":"https://openalex.org/W2031970782","doi":"https://doi.org/10.1109/tvlsi.2012.2232684","mag":"2031970782"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2232684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2232684","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[{"id":"https://openalex.org/I126145234","display_name":"Chaoyang University of Technology","ror":"https://ror.org/04xwksx09","country_code":"TW","type":"education","lineage":["https://openalex.org/I126145234"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["Department of Information and Communication Engineering, Chaoyang University of Technology, Taichung, Taiwan","Department of Information and Communication Eng., Chaoyang University of Technology, Taichung, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Information and Communication Engineering, Chaoyang University of Technology, Taichung, Taiwan","institution_ids":["https://openalex.org/I126145234"]},{"raw_affiliation_string":"Department of Information and Communication Eng., Chaoyang University of Technology, Taichung, Taiwan#TAB#","institution_ids":["https://openalex.org/I126145234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5000277158"],"corresponding_institution_ids":["https://openalex.org/I126145234"],"apc_list":null,"apc_paid":null,"fwci":4.0196,"has_fulltext":false,"cited_by_count":60,"citation_normalized_percentile":{"value":0.94161588,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"22","issue":"1","first_page":"181","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8653178215026855},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6450061202049255},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5830695629119873},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5636052489280701},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5335837602615356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5233221054077148},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5228098630905151},{"id":"https://openalex.org/keywords/pulse","display_name":"Pulse (music)","score":0.498964786529541},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.49811291694641113},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.4689585268497467},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45720750093460083},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41261476278305054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23609718680381775},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.18683737516403198},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11411744356155396},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.11307346820831299},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09699952602386475}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8653178215026855},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6450061202049255},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5830695629119873},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5636052489280701},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5335837602615356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5233221054077148},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5228098630905151},{"id":"https://openalex.org/C2780167933","wikidata":"https://www.wikidata.org/wiki/Q1550652","display_name":"Pulse (music)","level":3,"score":0.498964786529541},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.49811291694641113},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.4689585268497467},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45720750093460083},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41261476278305054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23609718680381775},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.18683737516403198},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11411744356155396},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.11307346820831299},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09699952602386475},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2232684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2232684","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2030060272","https://openalex.org/W2056378213","https://openalex.org/W2068316116","https://openalex.org/W2078992878","https://openalex.org/W2098750459","https://openalex.org/W2109195618","https://openalex.org/W2111299930","https://openalex.org/W2113458531","https://openalex.org/W2113735631","https://openalex.org/W2125117969","https://openalex.org/W2127422579","https://openalex.org/W2127639550","https://openalex.org/W2128218350","https://openalex.org/W2137616964","https://openalex.org/W2141881829","https://openalex.org/W2145876393","https://openalex.org/W2149778532","https://openalex.org/W2151092072","https://openalex.org/W2163198226","https://openalex.org/W2169286256","https://openalex.org/W2170265438","https://openalex.org/W4231004228","https://openalex.org/W4237249613","https://openalex.org/W6819126557"],"related_works":["https://openalex.org/W2981473605","https://openalex.org/W2422355446","https://openalex.org/W1532528505","https://openalex.org/W2010754037","https://openalex.org/W1555256165","https://openalex.org/W2099567510","https://openalex.org/W2022266980","https://openalex.org/W2033631699","https://openalex.org/W2111255351","https://openalex.org/W2031970782"],"abstract_inverted_index":{"In":[0,80],"this":[1],"brief,":[2],"a":[3,15,24],"low-power":[4],"flip-flop":[5],"(FF)":[6],"design":[7,32,67,72],"featuring":[8],"an":[9],"explicit":[10,42],"type":[11,43],"pulse-triggered":[12,44],"structure":[13],"and":[14,48,52,89,95],"modified":[16],"true":[17],"single":[18],"phase":[19],"clock":[20],"latch":[21],"based":[22],"on":[23,56,87],"signal":[25],"feed-through":[26],"scheme":[27],"is":[28],"presented.":[29],"The":[30],"proposed":[31,66],"successfully":[33],"solves":[34],"the":[35,65,69,81,84],"long":[36],"discharging":[37],"path":[38],"problem":[39],"in":[40,77],"conventional":[41,70],"FF":[45],"(P-FF)":[46],"designs":[47],"achieves":[49],"better":[50],"speed":[51],"power":[53,88],"performance.":[54],"Based":[55],"post-layout":[57],"simulation":[58],"results":[59],"using":[60],"TSMC":[61],"CMOS":[62],"90-nm":[63],"technology,":[64],"outperforms":[68],"P-FF":[71],"data-close-to-output":[73],"(ep-DCO)":[74],"by":[75],"8.2%":[76],"data-to-Q":[78],"delay.":[79],"mean":[82],"time,":[83],"performance":[85],"edges":[86],"power-":[90],"delay-product":[91],"metrics":[92],"are":[93],"22.7%":[94],"29.7%,":[96],"respectively.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}