{"id":"https://openalex.org/W2003735396","doi":"https://doi.org/10.1109/tvlsi.2012.2232319","title":"A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-$\\mu{\\rm m}$ CMOS","display_name":"A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-$\\mu{\\rm m}$ CMOS","publication_year":2013,"publication_date":"2013-02-05","ids":{"openalex":"https://openalex.org/W2003735396","doi":"https://doi.org/10.1109/tvlsi.2012.2232319","mag":"2003735396"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2232319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2232319","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108256186","display_name":"Yuxiang Zheng","orcid":"https://orcid.org/0000-0003-3116-0229"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuxiang Zheng","raw_affiliation_strings":["University of Texas at Dallas, Richardson, TX, US","Dept. of Electr. Eng., Univ. of Texas at Dallas, Richardson, TX, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Richardson, TX, US","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Texas at Dallas, Richardson, TX, USA#TAB#","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100327033","display_name":"Jin Liu","orcid":"https://orcid.org/0000-0002-0384-5688"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Liu","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Dept. of Electr. Eng., Univ. of Texas at Dallas, Richardson, TX, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Texas at Dallas, Richardson, TX, USA#TAB#","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013934310","display_name":"Robert Payne","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Payne","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","[Texas Instruments Inc., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Texas Instruments Inc., Dallas, TX, USA]","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060034477","display_name":"Mark Morgan","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Morgan","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","[Texas Instruments Inc., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Texas Instruments Inc., Dallas, TX, USA]","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035105400","display_name":"Hoi Lee","orcid":"https://orcid.org/0000-0003-1945-6887"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hoi Lee","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Dept. of Electr. Eng., Univ. of Texas at Dallas, Richardson, TX, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Texas at Dallas, Richardson, TX, USA#TAB#","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59578843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"21","issue":"12","first_page":"2274","last_page":"2285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7438204288482666},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6757035851478577},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5635280609130859},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47495031356811523},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42973387241363525},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32013097405433655},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2949904799461365},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2909344434738159},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2650373578071594},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.2535555064678192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17649132013320923},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16131019592285156}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7438204288482666},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6757035851478577},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5635280609130859},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47495031356811523},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42973387241363525},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32013097405433655},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2949904799461365},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2909344434738159},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2650373578071594},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.2535555064678192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17649132013320923},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16131019592285156}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2232319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2232319","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2003735396","https://openalex.org/W2067291709","https://openalex.org/W2104660976","https://openalex.org/W2109045303","https://openalex.org/W2109514628","https://openalex.org/W2112191274","https://openalex.org/W2129102896","https://openalex.org/W2165106386","https://openalex.org/W2171916916","https://openalex.org/W2174076762","https://openalex.org/W2175519525","https://openalex.org/W2219344600","https://openalex.org/W6679203573"],"related_works":["https://openalex.org/W4290802965","https://openalex.org/W97789383","https://openalex.org/W2504004674","https://openalex.org/W3087516072","https://openalex.org/W3014521742","https://openalex.org/W2727156679","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W4289406402","https://openalex.org/W1595229445"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32],"between-pair":[4],"skew":[5,16],"(BPS)":[6],"compensator":[7,43],"for":[8],"parallel":[9],"data":[10,20,36],"communications.":[11],"It":[12],"can":[13],"detect":[14],"time":[15],"between":[17],"two":[18,30],"independent":[19],"sequences":[21],"using":[22,31],"continuous-time":[23],"correlations":[24],"and":[25,65],"then":[26],"automatically":[27],"align":[28],"the":[29],"wide-bandwidth":[33],"voltage":[34],"controlled":[35],"delay":[37],"line.":[38],"A":[39],"5-Gb/s":[40],"sub-bit":[41],"BPS":[42],"in":[44],"0.13-":[45],"<formula":[46,56],"formulatype=\"inline\"":[47,57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[48,58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\"><tex":[49,59],"Notation=\"TeX\">$\\mu{\\rm":[50],"m}$</tex></formula>":[51],"CMOS":[52],"occupies":[53],"approximately":[54],"0.038-":[55],"Notation=\"TeX\">${\\rm":[60],"mm}^{2}$</tex></formula>":[61],"active":[62],"die":[63],"area":[64],"dissipates":[66],"22.5":[67],"mW.":[68]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}