{"id":"https://openalex.org/W2008764781","doi":"https://doi.org/10.1109/tvlsi.2012.2231949","title":"Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches","display_name":"Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2008764781","doi":"https://doi.org/10.1109/tvlsi.2012.2231949","mag":"2008764781"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2231949","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2231949","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067785830","display_name":"Alessandro Bardine","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Bardine","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Pisa, Pisa, Italy","Dipt. di Ing. dell'Inf., Univ. di Pisa, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dipt. di Ing. dell'Inf., Univ. di Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076691269","display_name":"M. Comparetti","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manuel Comparetti","raw_affiliation_strings":["ION Trading, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ION Trading, Pisa, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012539583","display_name":"Pierfrancesco Foglia","orcid":"https://orcid.org/0000-0001-6432-4504"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pierfrancesco Foglia","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Pisa, Pisa, Italy","Dipt. di Ing. dell'Inf., Univ. di Pisa, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dipt. di Ing. dell'Inf., Univ. di Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076149166","display_name":"Cosimo Antonio Prete","orcid":"https://orcid.org/0000-0002-8467-8198"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cosimo Antonio Prete","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Pisa, Pisa, Italy","Dipt. di Ing. dell'Inf., Univ. di Pisa, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dipt. di Ing. dell'Inf., Univ. di Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4403,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.94333448,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"1","first_page":"185","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8856402635574341},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7357451319694519},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5982214212417603},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49994373321533203},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49898481369018555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4875292479991913},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.47782257199287415},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.473137766122818},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4381735324859619},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4357702136039734},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.43279367685317993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2618793547153473},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.25020867586135864},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.24645152688026428},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10927608609199524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0936112105846405},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08623731136322021}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8856402635574341},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7357451319694519},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5982214212417603},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49994373321533203},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49898481369018555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4875292479991913},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.47782257199287415},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.473137766122818},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4381735324859619},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4357702136039734},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.43279367685317993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2618793547153473},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.25020867586135864},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.24645152688026428},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10927608609199524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0936112105846405},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08623731136322021},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2231949","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2231949","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/231530","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/231530","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1966169302","https://openalex.org/W1997339406","https://openalex.org/W2010388475","https://openalex.org/W2028283779","https://openalex.org/W2031622691","https://openalex.org/W2051846227","https://openalex.org/W2066610178","https://openalex.org/W2069345435","https://openalex.org/W2077192574","https://openalex.org/W2092677096","https://openalex.org/W2102081731","https://openalex.org/W2110134128","https://openalex.org/W2111222266","https://openalex.org/W2122940663","https://openalex.org/W2126357937","https://openalex.org/W2127485220","https://openalex.org/W2131054871","https://openalex.org/W2151481736","https://openalex.org/W2166151045","https://openalex.org/W2166936511","https://openalex.org/W2169701699","https://openalex.org/W2770992271","https://openalex.org/W3151598699","https://openalex.org/W4235106764","https://openalex.org/W4236258190","https://openalex.org/W4236302577","https://openalex.org/W4248310916","https://openalex.org/W6641117450","https://openalex.org/W6673359156","https://openalex.org/W6817363484","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W1579918296","https://openalex.org/W2592314492","https://openalex.org/W2100912464","https://openalex.org/W1995350263","https://openalex.org/W2993945564","https://openalex.org/W2074326206","https://openalex.org/W2801455238","https://openalex.org/W2357296265","https://openalex.org/W2077794688","https://openalex.org/W2174305479"],"abstract_inverted_index":{"Wire":[0],"delays":[1,77],"and":[2,105,120,130,143],"leakage":[3,83,141],"energy":[4],"consumption":[5,85],"are":[6],"both":[7],"growing":[8],"problems":[9],"in":[10,140],"designing":[11],"large":[12],"on-chip":[13],"caches.":[14],"Nonuniform":[15],"cache":[16,118],"architecture":[17],"(NUCA)":[18],"is":[19,54],"a":[20,30,62,116,122,135],"wire-delay":[21],"aware":[22],"design":[23],"paradigm":[24],"based":[25,126],"on":[26,79,127,150],"the":[27,34,38,49,74,103,108,128,145,151,154],"sub-banking":[28],"of":[29,86,107,110,112,147,153],"cache,":[31],"which":[32,65],"allows":[33,137],"banks":[35],"closer":[36],"to":[37,40,48,115],"controller":[39],"be":[41],"accessed":[42],"with":[43,46],"reduced":[44],"latencies":[45],"respect":[47],"other":[50],"banks.":[51],"This":[52],"feature":[53],"leveraged":[55],"by":[56],"dynamic":[57],"NUCA":[58],"(D-NUCA)":[59],"caches":[60],"via":[61],"migration":[63],"mechanism":[64],"speeds":[66],"up":[67],"frequently":[68],"used":[69],"data":[70],"access,":[71],"further":[72,138],"reducing":[73],"effect":[75],"wire":[76],"have":[78,95],"performance.":[80],"To":[81],"reduce":[82],"power":[84],"static":[87],"random":[88],"access":[89],"memory":[90],"caches,":[91],"various":[92],"micro-architectural":[93],"techniques":[94,114],"been":[96],"proposed.":[97],"In":[98],"this":[99],"brief,":[100],"we":[101],"compare":[102],"benefits":[104],"limits":[106,144],"application":[109],"some":[111],"these":[113],"D-NUCA":[117],"memory,":[119],"propose":[121],"novel":[123],"hybrid":[124],"scheme":[125,136],"Drowsy":[129,155],"Way":[131],"Adaptable":[132],"techniques.":[133],"Such":[134],"improvement":[139],"reduction":[142],"impact":[146],"process":[148],"variation":[149],"effectiveness":[152],"technique.":[156]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}