{"id":"https://openalex.org/W2039987950","doi":"https://doi.org/10.1109/tvlsi.2012.2231889","title":"Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits","display_name":"Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits","publication_year":2013,"publication_date":"2013-03-12","ids":{"openalex":"https://openalex.org/W2039987950","doi":"https://doi.org/10.1109/tvlsi.2012.2231889","mag":"2039987950"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2231889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2231889","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036851315","display_name":"Farhad A. Parsan","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Farhad A. Parsan","raw_affiliation_strings":["Electrical Engineering Department, University of Arkansas, Fayetteville, AR, USA","Electr. Eng. Dept., Univ. of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Electr. Eng. Dept., Univ. of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110198364","display_name":"Waleed K. Al-Assadi","orcid":null},"institutions":[{"id":"https://openalex.org/I83809506","display_name":"University of South Alabama","ror":"https://ror.org/01s7b5y08","country_code":"US","type":"education","lineage":["https://openalex.org/I83809506"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Waleed K. Al-Assadi","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of South Alabama, Mobile, AL, USA","Electr. & Comput. Eng. Dept., Univ. of South Alabama, Mobile, AL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of South Alabama, Mobile, AL, USA","institution_ids":["https://openalex.org/I83809506"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of South Alabama, Mobile, AL, USA","institution_ids":["https://openalex.org/I83809506"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott C. Smith","raw_affiliation_strings":["Electrical Engineering Department, University of Arkansas, Fayetteville, AR, USA","Electr. Eng. Dept., Univ. of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Electr. Eng. Dept., Univ. of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036851315"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":4.4926,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.94926793,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"1","first_page":"99","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7180164456367493},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.640740156173706},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6181215047836304},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5927481055259705},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5639631748199463},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5512672662734985},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4982106685638428},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4762537479400635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4449538290500641},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.41509774327278137},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3729669749736786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29558882117271423},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2674846053123474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15951919555664062}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7180164456367493},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.640740156173706},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6181215047836304},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5927481055259705},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5639631748199463},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5512672662734985},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4982106685638428},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4762537479400635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4449538290500641},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.41509774327278137},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3729669749736786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29558882117271423},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2674846053123474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15951919555664062},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2231889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2231889","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W122486620","https://openalex.org/W189036309","https://openalex.org/W247697463","https://openalex.org/W631094504","https://openalex.org/W1565124951","https://openalex.org/W1967575124","https://openalex.org/W1987360731","https://openalex.org/W1992723344","https://openalex.org/W1999082644","https://openalex.org/W2052771421","https://openalex.org/W2073025989","https://openalex.org/W2073076521","https://openalex.org/W2081240624","https://openalex.org/W2089718638","https://openalex.org/W2098326421","https://openalex.org/W2102327308","https://openalex.org/W2105298326","https://openalex.org/W2117299791","https://openalex.org/W2130530168","https://openalex.org/W2131249667","https://openalex.org/W2137978379","https://openalex.org/W2146474272","https://openalex.org/W2147779504","https://openalex.org/W2153317824","https://openalex.org/W2158099759","https://openalex.org/W2158520861","https://openalex.org/W2752885492","https://openalex.org/W2911717499","https://openalex.org/W3145128584","https://openalex.org/W4231670955","https://openalex.org/W4238591275","https://openalex.org/W4299556571","https://openalex.org/W4372046852","https://openalex.org/W6675685015","https://openalex.org/W6683302477"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2101877870","https://openalex.org/W2098419840","https://openalex.org/W2356140560","https://openalex.org/W2789349722","https://openalex.org/W2121963733","https://openalex.org/W2370649629","https://openalex.org/W4318684523","https://openalex.org/W2766377030","https://openalex.org/W1977171228"],"abstract_inverted_index":{"Design":[0],"automation":[1],"techniques":[2],"are":[3],"a":[4,19,28],"key":[5],"challenge":[6],"in":[7,67,116,123,148,153],"the":[8,51,57,61,70,78,92,102,109,117,136,139],"widespread":[9],"application":[10],"of":[11,63,91,125],"timing-robust":[12],"asynchronous":[13],"circuit":[14],"styles.":[15],"In":[16,98],"this":[17],"paper,":[18],"new":[20,38,52,79,103,140],"methodology":[21,39,53,80,104,141],"for":[22,96],"mapping":[23,47,126],"multi-rail":[24],"logic":[25,31],"expressions":[26],"to":[27,43,69,100,145],"NULL":[29],"convention":[30],"(NCL)":[32],"gate":[33,94],"library":[34,95],"is":[35,40],"proposed.":[36],"The":[37,130],"then":[41],"compared":[42,122],"another":[44],"recently":[45],"proposed":[46],"approach,":[48,72],"demonstrating":[49],"that":[50],"can":[54,81,142],"further":[55],"reduce":[56],"area":[58,76],"and":[59,105,121,128,150],"improve":[60],"delay":[62],"NCL":[64,93],"circuits.":[65],"Also,":[66],"contrast":[68],"original":[71,110],"which":[73],"only":[74],"targets":[75],"reduction,":[77],"target":[82],"any":[83,89],"arbitrary":[84],"cost":[85],"function":[86],"or":[87],"use":[88],"subset":[90],"mapping.":[97],"order":[99],"automate":[101],"compare":[106],"it":[107],"with":[108],"one,":[111],"both":[112],"methodologies":[113],"were":[114],"implemented":[115],"Perl":[118],"programming":[119],"language":[120],"terms":[124],"performance":[127],"runtime.":[129],"results":[131],"show":[132],"that,":[133],"depending":[134],"on":[135],"test":[137],"circuit,":[138],"offer":[143],"up":[144],"10%":[146],"improvement":[147,152],"area,":[149],"39%":[151],"delay.":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}