{"id":"https://openalex.org/W2072742893","doi":"https://doi.org/10.1109/tvlsi.2012.2229305","title":"Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 $\\mu{\\rm m}$ CMOS Analog-to-Digital Convertor","display_name":"Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 $\\mu{\\rm m}$ CMOS Analog-to-Digital Convertor","publication_year":2013,"publication_date":"2013-02-19","ids":{"openalex":"https://openalex.org/W2072742893","doi":"https://doi.org/10.1109/tvlsi.2012.2229305","mag":"2072742893"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2229305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2229305","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100439170","display_name":"Hyojin Kim","orcid":"https://orcid.org/0000-0002-9017-2468"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyo-Jin Kim","raw_affiliation_strings":["Department of Electronic Engineering, Sogang University, Seoul, Korea","Department of Electronic Engineering, Sogang University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, Korea","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, South Korea","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018444735","display_name":"Tai\u2010Ji An","orcid":"https://orcid.org/0000-0003-1767-0353"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tai-Ji An","raw_affiliation_strings":["Department of Electronic Engineering, Sogang University, Seoul, Korea","Department of Electronic Engineering, Sogang University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, Korea","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, South Korea","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043215701","display_name":"Sungmeen Myung","orcid":"https://orcid.org/0000-0002-2899-5092"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Meen Myung","raw_affiliation_strings":["Department of Electronic Engineering, Sogang University, Seoul, Korea","Department of Electronic Engineering, Sogang University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, Korea","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, South Korea","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100399228","display_name":"Seung\u2010Hoon Lee","orcid":"https://orcid.org/0000-0002-1937-0074"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung-Hoon Lee","raw_affiliation_strings":["Department of Electronic Engineering, Sogang University, Seoul, Korea","Department of Electronic Engineering, Sogang University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, Korea","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Electronic Engineering, Sogang University, Seoul, South Korea","institution_ids":["https://openalex.org/I148751991"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100439170"],"corresponding_institution_ids":["https://openalex.org/I148751991"],"apc_list":null,"apc_paid":null,"fwci":1.1991,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78930046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"21","issue":"12","first_page":"2206","last_page":"2213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.7264488935470581},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6759331822395325},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.6484752893447876},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.6404579877853394},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5664260983467102},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4990684986114502},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49877500534057617},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.4468921422958374},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.43141108751296997},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.4254534840583801},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40724408626556396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39470985531806946},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2957264482975006},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.24984008073806763},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2460346817970276},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1789470911026001}],"concepts":[{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.7264488935470581},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6759331822395325},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.6484752893447876},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.6404579877853394},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5664260983467102},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4990684986114502},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49877500534057617},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.4468921422958374},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.43141108751296997},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.4254534840583801},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40724408626556396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39470985531806946},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2957264482975006},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.24984008073806763},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2460346817970276},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1789470911026001}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2229305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2229305","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1483299485","https://openalex.org/W1608559027","https://openalex.org/W1983402659","https://openalex.org/W1992705137","https://openalex.org/W2021849634","https://openalex.org/W2082487225","https://openalex.org/W2087395547","https://openalex.org/W2092504306","https://openalex.org/W2097559264","https://openalex.org/W2098810501","https://openalex.org/W2104040946","https://openalex.org/W2114064494","https://openalex.org/W2120092403","https://openalex.org/W2124050425","https://openalex.org/W2126190772","https://openalex.org/W2138634253","https://openalex.org/W2157765005","https://openalex.org/W2162852053","https://openalex.org/W2545416950","https://openalex.org/W6645932635","https://openalex.org/W6674809838","https://openalex.org/W6678038088","https://openalex.org/W6729375959"],"related_works":["https://openalex.org/W2896282852","https://openalex.org/W2278056556","https://openalex.org/W2139520010","https://openalex.org/W2025217054","https://openalex.org/W3090646127","https://openalex.org/W2027800196","https://openalex.org/W2019115495","https://openalex.org/W2352379926","https://openalex.org/W2074089090","https://openalex.org/W2188360899"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,85,103,118,143,150],"10":[4],"b":[5],"200":[6,138],"MS/s":[7],"pipeline":[8],"analog-to-digital":[9],"convertor":[10],"(ADC)":[11],"for":[12],"high-quality":[13],"video":[14],"systems":[15],"based":[16],"on":[17],"double-channel":[18],"and":[19,27,46,55,75,128,133,149],"op-amp":[20,57],"sharing":[21],"schemes":[22],"to":[23,109],"minimize":[24],"power":[25],"consumption":[26],"channel":[28,32,64],"mismatch.":[29],"The":[30,53,80,99,114,156],"double":[31],"time-interleaved":[33],"scheme":[34],"reduces":[35],"the":[36,43,72,90,94,124,140],"required":[37],"operating":[38],"speed":[39],"of":[40,93,146,153,163],"amplifiers":[41],"in":[42,117],"sample-and-hold":[44],"amplifier":[45,106],"multiplying":[47],"digital-to-analog":[48],"(D/A)":[49],"converters":[50],"by":[51],"50%.":[52],"switched":[54],"shared":[56],"with":[58,84,158],"two":[59],"input":[60,96],"pairs":[61],"amplifies":[62],"each":[63],"signal":[65],"without":[66],"extra":[67],"series":[68],"switches":[69],"while":[70],"minimizing":[71],"gain,":[73],"bandwidth":[74],"offset":[76],"mismatches":[77],"between":[78],"channels.":[79],"low-jitter":[81],"sampling":[82],"clock":[83],"50%":[86],"duty":[87],"cycle":[88],"improves":[89],"dynamic":[91],"performance":[92],"wideband":[95],"signals":[97],"significantly.":[98],"Flash":[100],"ADCs":[101],"employ":[102],"differential":[104,126],"difference":[105],"type":[107],"pre-amp":[108],"continuously":[110],"process":[111],"dual-channel":[112],"outputs.":[113],"prototype":[115],"ADC":[116,141,157],"0.18":[119],"\u03bcm":[120],"CMOS":[121],"technology":[122],"demonstrates":[123],"measured":[125],"nonlinearity":[127,130],"integral":[129],"within":[131],"0.62":[132],"0.99":[134],"LSB,":[135],"respectively.":[136],"At":[137],"MS/s,":[139],"shows":[142],"maximum":[144,151],"SNDR":[145],"52.8":[147],"dB":[148],"SFDR":[152],"60.4":[154],"dB.":[155],"an":[159],"active":[160],"die":[161],"area":[162],"1.28":[164],"mm":[165],"<sup":[166],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[167],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[168],"consumes":[169],"54.0":[170],"mW":[171],"at":[172],"1.8":[173],"V.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}