{"id":"https://openalex.org/W2055591173","doi":"https://doi.org/10.1109/tvlsi.2012.2227848","title":"3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits","display_name":"3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits","publication_year":2013,"publication_date":"2013-01-25","ids":{"openalex":"https://openalex.org/W2055591173","doi":"https://doi.org/10.1109/tvlsi.2012.2227848","mag":"2055591173"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2227848","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2227848","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000952630","display_name":"Ajay N. Bhoj","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ajay N. Bhoj","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Dept. of Electr. Eng., Princeton Univ., Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv V. Joshi","raw_affiliation_strings":["T. J.Watson Research Center, IBM, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"T. J.Watson Research Center, IBM, NY, USA","institution_ids":[]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Dept. of Electr. Eng., Princeton Univ., Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000952630"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":7.0935,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.97382262,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":100},"biblio":{"volume":"21","issue":"11","first_page":"2094","last_page":"2105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.9489226341247559},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.5993683338165283},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.592369556427002},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.571304440498352},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5530480146408081},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5321207642555237},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4669068455696106},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.46304991841316223},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.453166127204895},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4186978340148926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39793452620506287},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.396737664937973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38373759388923645},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2784317135810852},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2506137490272522},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.18156516551971436},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17651072144508362},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12733784317970276}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.9489226341247559},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.5993683338165283},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.592369556427002},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.571304440498352},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5530480146408081},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5321207642555237},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4669068455696106},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.46304991841316223},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.453166127204895},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4186978340148926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39793452620506287},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.396737664937973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38373759388923645},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2784317135810852},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2506137490272522},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.18156516551971436},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17651072144508362},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12733784317970276},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2227848","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2227848","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1534682700","https://openalex.org/W1596724387","https://openalex.org/W2004763106","https://openalex.org/W2005075924","https://openalex.org/W2009492805","https://openalex.org/W2016639123","https://openalex.org/W2077027056","https://openalex.org/W2084852518","https://openalex.org/W2086328585","https://openalex.org/W2087673688","https://openalex.org/W2107139169","https://openalex.org/W2107317103","https://openalex.org/W2119327444","https://openalex.org/W2133494101","https://openalex.org/W2135965556","https://openalex.org/W2138855027","https://openalex.org/W2143227625","https://openalex.org/W2144037455","https://openalex.org/W2155443848","https://openalex.org/W2160367182","https://openalex.org/W2161637772","https://openalex.org/W2169993551","https://openalex.org/W2171652615","https://openalex.org/W2172203429","https://openalex.org/W2172215492","https://openalex.org/W2537656701","https://openalex.org/W2542335869","https://openalex.org/W3144771626","https://openalex.org/W4210341450","https://openalex.org/W6654687797","https://openalex.org/W6671816352","https://openalex.org/W6676181634","https://openalex.org/W6684564406","https://openalex.org/W6728880649"],"related_works":["https://openalex.org/W2042526628","https://openalex.org/W63447294","https://openalex.org/W1973000679","https://openalex.org/W2068547800","https://openalex.org/W2114312831","https://openalex.org/W4256385015","https://openalex.org/W3215101624","https://openalex.org/W2106005208","https://openalex.org/W3082795214","https://openalex.org/W4292794042"],"abstract_inverted_index":{"In":[0,50],"recent":[1],"years,":[2],"the":[3,11,20,41,54,59,70,107,124,129,180],"multigate":[4,27,77,104,119,199],"field-effect":[5],"transistor":[6],"(FET)":[7],"has":[8,39],"emerged":[9],"as":[10,187,189],"most":[12],"viable":[13],"contender":[14],"for":[15,53,69,101],"technology":[16,48,109],"scaling":[17,99],"down":[18],"to":[19,152,204],"sub-10-nm":[21],"nodes.":[22,49,110],"The":[23],"nonplanar":[24],"nature":[25],"of":[26,43,72,131,164],"devices,":[28,126],"along":[29,106],"with":[30],"rapidly":[31],"shrinking":[32],"front-end-of-line":[33],"(FEOL)":[34],"and":[35,93,96,127,136,194],"back-end-of-line":[36],"(BEOL)":[37],"features,":[38],"compounded":[40],"problem":[42,61],"parasitics":[44,184],"extraction":[45,71],"in":[46,75,90,198],"future":[47],"this":[51],"paper,":[52],"first":[55],"time,":[56],"we":[57,116,143,178],"address":[58],"above":[60],"through":[62],"a":[63,81,165],"holistic":[64],"3-D-technology":[65],"CAD":[66],"(3-D-TCAD)":[67],"flow":[68],"FEOL/(FEOL+BEOL)":[73],"capacitances":[74,89,159],"generic":[76],"circuit":[78],"layouts,":[79],"using":[80,123,171],"transport":[82,192],"analysis-based":[83],"approach.":[84],"We":[85],"investigate":[86],"device-level":[87],"parasitic":[88],"3-D-process-simulated":[91],"bulk":[92],"silicon-on-insulator":[94],"FinFETs,":[95],"uncover":[97],"capacitance":[98],"trends":[100],"candidate":[102],"single/multifin":[103],"FETs":[105],"22-nm/14-nm/10-nm":[108],"Leveraging":[111],"automated":[112],"structure":[113],"synthesis":[114],"algorithms,":[115],"synthesize":[117],"3-D":[118],"6T":[120,166],"SRAM":[121,168],"structures":[122],"process-simulated":[125],"examine":[128],"effects":[130],"fin":[132,137],"pitch,":[133,135],"gate":[134,175],"count":[138],"on":[139],"circuit-level":[140],"parasitics.":[141],"Thereafter,":[142],"show":[144],"that":[145,182,195],"traditional":[146],"segregated":[147],"FEOL/BEOL":[148],"modeling":[149,190],"approaches":[150],"fail":[151],"provide":[153],"accurate":[154],"estimates,":[155],"by":[156],"back-annotating":[157],"3-D-TCAD-extracted":[158],"into":[160],"mixed-mode":[161],"write":[162],"simulations":[163],"FinFET":[167,172],"bitcell.":[169],"Finally,":[170],"NAND2":[173],"logic":[174],"delay":[176],"simulations,":[177],"establish":[179],"fact":[181],"capturing":[183],"accurately":[185],"is":[186,201],"important":[188],"device":[191],"accurately,":[193],"performance/dynamic":[196],"behavior":[197],"circuits":[200],"highly":[202],"sensitive":[203],"both":[205],"factors.":[206]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":16},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}