{"id":"https://openalex.org/W2094452907","doi":"https://doi.org/10.1109/tvlsi.2012.2227519","title":"Robust Hybrid Memristor-CMOS Memory: Modeling and Design","display_name":"Robust Hybrid Memristor-CMOS Memory: Modeling and Design","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2094452907","doi":"https://doi.org/10.1109/tvlsi.2012.2227519","mag":"2094452907"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2227519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2227519","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013814572","display_name":"Baker Mohammad","orcid":"https://orcid.org/0000-0002-6063-473X"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Baker Mohammad","raw_affiliation_strings":["Khalifa University, Abu Dhabi, UAE","Khalifa University Abu Dhabi United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Khalifa University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Khalifa University Abu Dhabi United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067425197","display_name":"Dirar Homouz","orcid":"https://orcid.org/0000-0002-8859-0265"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Dirar Homouz","raw_affiliation_strings":["Khalifa University, Abu Dhabi, UAE","Khalifa University Abu Dhabi United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Khalifa University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Khalifa University Abu Dhabi United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088643143","display_name":"Hazem Elgabra","orcid":"https://orcid.org/0000-0003-4539-7243"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Hazem Elgabra","raw_affiliation_strings":["Khalifa University, Abu Dhabi, UAE","Khalifa University Abu Dhabi United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Khalifa University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Khalifa University Abu Dhabi United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.0408,"has_fulltext":false,"cited_by_count":72,"citation_normalized_percentile":{"value":0.95712125,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"21","issue":"11","first_page":"2069","last_page":"2079"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9709554314613342},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7719138860702515},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7596696615219116},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6451618075370789},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6351240873336792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5855656862258911},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5278819799423218},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.47775641083717346},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.4630475342273712},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4208643436431885},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40211787819862366},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3635559678077698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26730597019195557},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25737959146499634},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12907493114471436}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9709554314613342},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7719138860702515},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7596696615219116},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6451618075370789},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6351240873336792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5855656862258911},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5278819799423218},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.47775641083717346},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.4630475342273712},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4208643436431885},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40211787819862366},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3635559678077698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26730597019195557},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25737959146499634},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12907493114471436},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2227519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2227519","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322334","display_name":"Khalifa University of Science, Technology and Research","ror":"https://ror.org/05hffr360"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1738725609","https://openalex.org/W2000321316","https://openalex.org/W2003942425","https://openalex.org/W2007898123","https://openalex.org/W2013055927","https://openalex.org/W2031176269","https://openalex.org/W2045009304","https://openalex.org/W2082398524","https://openalex.org/W2110697514","https://openalex.org/W2112181056","https://openalex.org/W2117809083","https://openalex.org/W2120338358","https://openalex.org/W2124748568","https://openalex.org/W2132357267","https://openalex.org/W2136811604","https://openalex.org/W2153690880","https://openalex.org/W2162651880","https://openalex.org/W2163105747","https://openalex.org/W2539842216","https://openalex.org/W2603064927","https://openalex.org/W3106114372","https://openalex.org/W3148792909","https://openalex.org/W4230076341","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W4308413551","https://openalex.org/W2101875267","https://openalex.org/W2323645878","https://openalex.org/W2336464289","https://openalex.org/W2124766223","https://openalex.org/W2896851707","https://openalex.org/W2751194082","https://openalex.org/W4300714671","https://openalex.org/W4386159386","https://openalex.org/W2094452907"],"abstract_inverted_index":{"In":[0],"this":[1,43],"paper,":[2],"we":[3,48,105],"explore":[4],"various":[5,86],"aspects":[6],"of":[7,20,32,45,54,62,76,118],"memristor":[8,56,119,166],"modeling":[9,31,66],"and":[10,18,29,34,73,79,95,112,126,136,145,163],"use":[11],"them":[12,36],"to":[13,69,141],"propose":[14,106],"improved":[15,51],"access":[16],"operations":[17],"design":[19,87,153],"a":[21,107,133,158,164],"memristor-based":[22],"memory.":[23],"We":[24,150],"study":[25],"the":[26,55,59,71,85,102,116,148],"current":[27],"mathematical":[28,52],"SPICE":[30,155],"memristors":[33],"compare":[35],"with":[37],"known":[38],"device":[39,103],"specifications.":[40],"Based":[41,100],"on":[42,101],"survey":[44],"existing":[46],"models,":[47],"adopt":[49],"an":[50],"model":[53,160],"that":[57,114],"captures":[58],"well-established":[60],"features":[61],"memristive":[63],"devices.":[64],"This":[65],"is":[67,130],"used":[68,131,140],"analyze":[70],"time":[72],"voltage":[74],"characteristics":[75],"stable":[77],"read":[78],"write":[80],"operations.":[81],"The":[82],"tradeoffs":[83],"between":[84],"parameters":[88],"such":[89,120],"as":[90,121,132],"voltage,":[91],"frequency,":[92],"noise":[93],"margin,":[94],"area":[96],"are":[97,139],"also":[98],"analyzed.":[99],"modeling,":[104],"hybrid":[108],"CMOS-memristor":[109],"memory":[110],"cell":[111],"architecture":[113],"addresses":[115],"limitations":[117],"state":[122,134],"drift,":[123],"cell-cell":[124],"interference,":[125],"refresh":[127],"requirements.":[128],"Memristor":[129],"element,":[135],"CMOS-based":[137],"transistors":[138],"isolate,":[142],"control,":[143],"decode,":[144],"inter":[146],"operate":[147],"logic.":[149],"verify":[151],"our":[152],"using":[154,157],"simulation":[156],"28-nm":[159],"for":[161],"CMOS":[162],"modified":[165],"model.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":14},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}