{"id":"https://openalex.org/W2089807949","doi":"https://doi.org/10.1109/tvlsi.2012.2227068","title":"10\u2013315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation","display_name":"10\u2013315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation","publication_year":2012,"publication_date":"2012-12-12","ids":{"openalex":"https://openalex.org/W2089807949","doi":"https://doi.org/10.1109/tvlsi.2012.2227068","mag":"2089807949"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2227068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2227068","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031382543","display_name":"Minyoung Song","orcid":"https://orcid.org/0000-0002-8036-3965"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Minyoung Song","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea","Sch. of Electr. Eng., Korea Univ., Seoul, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electr. Eng., Korea Univ., Seoul, South Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111831570","display_name":"Young-Ho Kwak","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Ho Kwak","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea","Sch. of Electr. Eng., Korea Univ., Seoul, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electr. Eng., Korea Univ., Seoul, South Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111570040","display_name":"Sunghoon Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunghoon Ahn","raw_affiliation_strings":["Hynix Semiconductor, Inc., Icheon, South Korea","Hynix Semicond., Inc., Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Icheon, South Korea","institution_ids":[]},{"raw_affiliation_string":"Hynix Semicond., Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101850552","display_name":"Hojin Park","orcid":"https://orcid.org/0000-0001-5581-6427"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hojin Park","raw_affiliation_strings":["Samsung Company, Yongin, South Korea","Samsung Co., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Company, Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Co., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea","Sch. of Electr. Eng., Korea Univ., Seoul, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electr. Eng., Korea Univ., Seoul, South Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5031382543"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61338333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"21","issue":"11","first_page":"2080","last_page":"2093"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8410171270370483},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8398422598838806},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.6710355281829834},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.584419846534729},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5584092736244202},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5102822780609131},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4955788850784302},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.42989373207092285},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4187315106391907},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.41133370995521545},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3711199462413788},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3240296244621277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3026474714279175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2556701898574829},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.23328477144241333},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2316201627254486}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8410171270370483},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8398422598838806},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.6710355281829834},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.584419846534729},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5584092736244202},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5102822780609131},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4955788850784302},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.42989373207092285},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4187315106391907},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.41133370995521545},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3711199462413788},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3240296244621277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3026474714279175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2556701898574829},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.23328477144241333},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2316201627254486},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2227068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2227068","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1558242838","https://openalex.org/W1974534995","https://openalex.org/W2041412774","https://openalex.org/W2059166966","https://openalex.org/W2062678752","https://openalex.org/W2067333289","https://openalex.org/W2084208879","https://openalex.org/W2100452539","https://openalex.org/W2101326734","https://openalex.org/W2114953806","https://openalex.org/W2115817193","https://openalex.org/W2118565267","https://openalex.org/W2132981211","https://openalex.org/W2135281359","https://openalex.org/W2137718531","https://openalex.org/W2142324750","https://openalex.org/W2145015226","https://openalex.org/W2150729378","https://openalex.org/W2151494083","https://openalex.org/W2153267648","https://openalex.org/W6680041185"],"related_works":["https://openalex.org/W2369807905","https://openalex.org/W2979324006","https://openalex.org/W2752021769","https://openalex.org/W4385624389","https://openalex.org/W2115565809","https://openalex.org/W2054263477","https://openalex.org/W4381745543","https://openalex.org/W2804763591","https://openalex.org/W2908219865","https://openalex.org/W2087564251"],"abstract_inverted_index":{"A":[0,92],"cascaded":[1,57],"hybrid":[2],"phase-locked":[3],"loop":[4],"(PLL)":[5],"fabricated":[6],"in":[7],"a":[8,38,43,84,131],"65-nm":[9],"CMOS":[10],"process":[11],"consumes":[12],"21":[13],"mW":[14],"and":[15,42,76,87,114,126],"occupies":[16],"0.4":[17],"mm":[18],"<sup":[19],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[20],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[21],".":[22],"An":[23],"all-digital":[24],"PLL":[25,45],"(ADPLL)":[26],"with":[27,47,130],"piecewise":[28],"linear":[29],"calibrated":[30],"hierarchical":[31],"time-to-digital":[32],"converter":[33],"is":[34,56,95],"proposed":[35,97],"to":[36,58,98],"achieve":[37],"wide":[39],"operation":[40],"range,":[41],"charge-pump":[44,51],"(CPPLL)":[46],"an":[48,118],"auxiliary":[49],"(AUX)":[50],"for":[52],"low":[53,68,80],"current":[54],"mismatch":[55],"filter":[59],"out":[60],"the":[61,73,77,88,100,105],"ADPLL":[62,66],"output":[63,119],"noise.":[64],"The":[65,110],"achieves":[67],"long-term":[69,115],"jitter":[70,82],"regardless":[71],"of":[72,121,134],"leakage":[74],"current,":[75],"CPPLL":[78],"realizes":[79],"short-term":[81,113],"using":[83],"self-biased":[85],"technique":[86],"AUX":[89],"charge":[90],"pump.":[91],"phase-selectable":[93],"divider":[94],"also":[96],"divide":[99],"clock":[101],"frequency":[102,120],"while":[103],"keeping":[104],"relative":[106],"phase":[107],"difference":[108],"constant.":[109],"measured":[111],"peak-to-peak":[112],"jitters":[116],"at":[117],"315":[122],"MHz":[123],"are":[124],"40":[125],"70":[127],"pspp,":[128],"respectively,":[129],"multiplication":[132],"factor":[133],"1024.":[135]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}