{"id":"https://openalex.org/W2081819510","doi":"https://doi.org/10.1109/tvlsi.2012.2223247","title":"Configurable Input\u2013Output Power Pad for Wafer-Scale Microelectronic Systems","display_name":"Configurable Input\u2013Output Power Pad for Wafer-Scale Microelectronic Systems","publication_year":2012,"publication_date":"2012-11-27","ids":{"openalex":"https://openalex.org/W2081819510","doi":"https://doi.org/10.1109/tvlsi.2012.2223247","mag":"2081819510"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2223247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2223247","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049517597","display_name":"Nicolas Laflamme-Mayer","orcid":"https://orcid.org/0000-0002-8284-1908"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nicolas Laflamme-Mayer","raw_affiliation_strings":["Electrical Engineering Department, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046956328","display_name":"Walder Andr\u00e9","orcid":"https://orcid.org/0000-0001-5485-5731"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Walder Andre","raw_affiliation_strings":["DreamWafer Division, Gestion TechnoCap, Inc., Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DreamWafer Division, Gestion TechnoCap, Inc., Montreal, QUE, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072948570","display_name":"Olivier Valorge","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Olivier Valorge","raw_affiliation_strings":["Polytechnique Montreal, Montreal, QC, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnique Montreal, Montreal, QC, CA","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071840145","display_name":"Yves Blaqui\u00e8re","orcid":"https://orcid.org/0000-0001-6204-7427"},"institutions":[{"id":"https://openalex.org/I159129438","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al","ror":"https://ror.org/002rjbv21","country_code":"CA","type":"education","lineage":["https://openalex.org/I159129438","https://openalex.org/I49663120"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yves Blaquiere","raw_affiliation_strings":["Computer Science Department, Universit\u00e9 du Qu\u00e9bec, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Universit\u00e9 du Qu\u00e9bec, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I159129438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082509767","display_name":"Mohamad Sawan","orcid":"https://orcid.org/0000-0002-4137-7272"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamad Sawan","raw_affiliation_strings":["Polystim Laboratory and the Electrical Engineering Department, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polystim Laboratory and the Electrical Engineering Department, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8103,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73466546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"21","issue":"11","first_page":"2024","last_page":"2033"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7036232352256775},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.6138009428977966},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5512508153915405},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46919485926628113},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.4229365587234497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41062402725219727},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38931387662887573},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38068991899490356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3595317006111145},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34653592109680176}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7036232352256775},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.6138009428977966},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5512508153915405},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46919485926628113},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.4229365587234497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41062402725219727},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38931387662887573},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38068991899490356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3595317006111145},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34653592109680176}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2223247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2223247","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:13634","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/13634/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article de revue"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320313979","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86"},{"id":"https://openalex.org/F4320320994","display_name":"Canada Research Chairs","ror":"https://ror.org/0517h6h17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1451301440","https://openalex.org/W1562126234","https://openalex.org/W1597620877","https://openalex.org/W1964310646","https://openalex.org/W2003514664","https://openalex.org/W2026079140","https://openalex.org/W2054989520","https://openalex.org/W2088176339","https://openalex.org/W2091673386","https://openalex.org/W2096295458","https://openalex.org/W2117965437","https://openalex.org/W2128257405","https://openalex.org/W2131873127","https://openalex.org/W2140755946","https://openalex.org/W2152124352","https://openalex.org/W2167017502","https://openalex.org/W2535404225","https://openalex.org/W6628466985","https://openalex.org/W6728883100"],"related_works":["https://openalex.org/W1981400123","https://openalex.org/W3016525403","https://openalex.org/W1971021667","https://openalex.org/W1520169471","https://openalex.org/W3206835165","https://openalex.org/W2527728814","https://openalex.org/W1986765550","https://openalex.org/W2380711420","https://openalex.org/W1535188787","https://openalex.org/W2381163470"],"abstract_inverted_index":{"We":[0],"describe,":[1],"in":[2,191],"this":[3],"paper,":[4],"a":[5,14,26,49,90,113,126,131,136,150,162,178],"new":[6],"digital":[7,34,97],"input-output":[8],"power":[9,94],"configurable":[10],"PAD":[11],"(CPAD)":[12],"for":[13,19,135],"wafer-scale-based":[15],"rapid":[16],"prototyping":[17],"platform":[18,24,45],"electronic":[20],"systems.":[21],"This":[22],"wafer-scale":[23,28],"includes":[25,99],"reconfigurable":[27],"circuit":[29,108,146,172],"that":[30,116],"can":[31,72],"interconnect":[32],"any":[33],"components":[35],"manually":[36],"deposited":[37],"on":[38],"its":[39],"active":[40],"alignment-insensitive":[41],"surface.":[42],"The":[43,70,96,144,170],"whole":[44],"is":[46,57,103,123],"powered":[47],"using":[48,66,89],"massive":[50],"grid":[51],"of":[52,63,80,139,167,181],"embedded":[53,104],"voltage":[54],"regulators.":[55],"Power":[56],"fed":[58],"from":[59,149],"the":[60,64,106,174],"bottom":[61],"side":[62],"wafer":[65],"through":[67],"silicon":[68],"vias.":[69],"CPAD":[71,171],"be":[73],"configured":[74],"to":[75,130],"provide":[76],"CMOS":[77,192],"standard":[78],"voltages":[79],"1.0,":[81],"1.5,":[82],"1.8,":[83],"2.0,":[84],"2.5,":[85],"and":[86,102,173,183],"3.3":[87,92],"V":[88,93],"single":[91],"supply.":[95],"I/O":[98],"transistors":[100],"sharing":[101],"within":[105],"regulation":[107,122],"by":[109],"combining":[110],"it":[111],"with":[112,125,161],"turbo":[114],"mode":[115],"insures":[117],"high-speed":[118],"operation.":[119],"Fast":[120],"load":[121,134],"achieved":[124],"5.5-ns":[127],"response":[128],"time":[129],"current":[132,138,166],"step":[133],"maximum":[137],"110":[140],"mA":[141],"per":[142],"CPAD.":[143],"proposed":[145],"architecture":[147],"benefits":[148],"hierarchical":[151],"arborescence":[152],"topology":[153],"where":[154],"one":[155],"master":[156,175],"stage":[157,176],"drives":[158],"16":[159],"CPADs":[160],"very":[163],"small":[164,179],"quiescent":[165],"366":[168],"nA.":[169],"occupy":[177],"area":[180],"0.00847":[182],"0.00726":[184],"mm":[185],"<sup":[186],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[187],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[188],",":[189],"respectively,":[190],"0.18-\u03bcm":[193],"technology.":[194]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}