{"id":"https://openalex.org/W2009513241","doi":"https://doi.org/10.1109/tvlsi.2012.2222453","title":"Scalable Digital CMOS Comparator Using a Parallel Prefix Tree","display_name":"Scalable Digital CMOS Comparator Using a Parallel Prefix Tree","publication_year":2012,"publication_date":"2012-12-04","ids":{"openalex":"https://openalex.org/W2009513241","doi":"https://doi.org/10.1109/tvlsi.2012.2222453","mag":"2009513241"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2222453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2222453","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://escholarship.org/content/qt3507x154/qt3507x154.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021438821","display_name":"Saleh Abdel-Hafeez","orcid":null},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Saleh Abdel-Hafeez","raw_affiliation_strings":["Jordan University of Science and Technology, Irbid, Jordan","Jordan University of Science and Technology Irbid, Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]},{"raw_affiliation_string":"Jordan University of Science and Technology Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035415168","display_name":"Ann Gordon-Ross","orcid":"https://orcid.org/0000-0001-8865-8381"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","Dept. of Electr. & Comput. Eng., University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071714488","display_name":"Behrooz Parhami","orcid":"https://orcid.org/0000-0002-8093-6436"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Behrooz Parhami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, USA","Dept. of Electr. & Comput. Eng., Univ. of California-Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of California-Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8361,"has_fulltext":true,"cited_by_count":53,"citation_normalized_percentile":{"value":0.89861672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"21","issue":"11","first_page":"1989","last_page":"1998"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.9392969608306885},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8222249746322632},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6542456746101379},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6160253286361694},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6141074895858765},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.46066370606422424},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.4164023995399475},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.414532870054245},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40828344225883484},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40487024188041687},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37547388672828674},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34151023626327515},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21371576189994812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17873713374137878},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1672804057598114}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.9392969608306885},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8222249746322632},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6542456746101379},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6160253286361694},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6141074895858765},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.46066370606422424},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.4164023995399475},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.414532870054245},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40828344225883484},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40487024188041687},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37547388672828674},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34151023626327515},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21371576189994812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17873713374137878},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1672804057598114},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tvlsi.2012.2222453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2222453","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:escholarship.org:ark:/13030/qt3507x154","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/3507x154","pdf_url":"https://escholarship.org/content/qt3507x154/qt3507x154.pdf","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol 21, iss 11","raw_type":"article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.396.3431","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.396.3431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ucsb.edu/~parhami/pubs_folder/parh13-ieeetvlsi-scalable-cmos-comp.pdf","raw_type":"text"},{"id":"pmh:qt3507x154","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/3507x154","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Abdel-Hafeez, S; Gordon-Ross, A; &amp; Parhami, B. (2013). Scalable digital CMOS comparator using a parallel prefix tree. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(11), 1989 - 1998. doi: 10.1109/TVLSI.2012.2222453. UC Santa Barbara: Retrieved from: http://www.escholarship.org/uc/item/3507x154","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:escholarship.org:ark:/13030/qt3507x154","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/3507x154","pdf_url":"https://escholarship.org/content/qt3507x154/qt3507x154.pdf","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol 21, iss 11","raw_type":"article"},"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2009513241.pdf","grobid_xml":"https://content.openalex.org/works/W2009513241.grobid-xml"},"referenced_works_count":42,"referenced_works":["https://openalex.org/W156735343","https://openalex.org/W170668061","https://openalex.org/W638312377","https://openalex.org/W1271487088","https://openalex.org/W1501277859","https://openalex.org/W1554885925","https://openalex.org/W1604677972","https://openalex.org/W1750499719","https://openalex.org/W1975018711","https://openalex.org/W1979588383","https://openalex.org/W1986198459","https://openalex.org/W1992288365","https://openalex.org/W2010920059","https://openalex.org/W2061528230","https://openalex.org/W2088675848","https://openalex.org/W2103078379","https://openalex.org/W2114593256","https://openalex.org/W2115239728","https://openalex.org/W2115391457","https://openalex.org/W2117675984","https://openalex.org/W2123285884","https://openalex.org/W2123545979","https://openalex.org/W2126936678","https://openalex.org/W2128602413","https://openalex.org/W2130011018","https://openalex.org/W2142531470","https://openalex.org/W2147479230","https://openalex.org/W2151829358","https://openalex.org/W2159570900","https://openalex.org/W2167799773","https://openalex.org/W2171123968","https://openalex.org/W2171518439","https://openalex.org/W2259201413","https://openalex.org/W2482246557","https://openalex.org/W2540548506","https://openalex.org/W2545738139","https://openalex.org/W2916844179","https://openalex.org/W3145549963","https://openalex.org/W4210673018","https://openalex.org/W4302458519","https://openalex.org/W6682325756","https://openalex.org/W6729240714"],"related_works":["https://openalex.org/W2922086473","https://openalex.org/W2369810208","https://openalex.org/W2158387186","https://openalex.org/W2503642292","https://openalex.org/W2047588290","https://openalex.org/W2263013537","https://openalex.org/W2320205417","https://openalex.org/W2597118724","https://openalex.org/W2598453045","https://openalex.org/W3213706674"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,20,61,94,123,130,144,151,155,164],"new":[3],"comparator":[4,18,85,107,153],"design":[5,114,128],"featuring":[6],"wide-range":[7],"and":[8,97,101,118,163],"high-speed":[9],"operation":[10],"using":[11,171],"only":[12,43],"conventional":[13],"digital":[14],"CMOS":[15,81,91],"cells.":[16],"Our":[17,84],"exploits":[19],"novel":[21],"scalable":[22],"parallel":[23,62],"prefix":[24,63],"structure":[25,64],"that":[26,65],"leverages":[27],"the":[28,32,39,45,67,106,140],"comparison":[29,69],"outcome":[30],"of":[31,88,99,105,112,139,146,160,168],"most":[33],"significant":[34,41],"bit,":[35],"proceeding":[36],"bitwise":[37],"toward":[38],"least":[40],"bit":[42],"when":[44],"compared":[46],"bits":[47],"are":[48,115],"equal.":[49],"This":[50],"method":[51],"reduces":[52],"dynamic":[53],"power":[54,119,166],"dissipation":[55,167],"by":[56],"eliminating":[57],"unnecessary":[58],"transitions":[59],"in":[60],"generates":[66],"N-bit":[68],"result":[70],"after":[71],"(log":[72],"<sub":[73,77],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[74,78],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">4</sub>":[75],"N)+(log":[76],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">16</sub>":[79],"N)+4":[80],"gate":[82],"delays.":[83],"is":[86],"composed":[87],"locally":[89],"interconnected":[90],"gates":[92],"with":[93],"maximum":[95,165],"fan-in":[96],"fan-out":[98],"five":[100],"four,":[102],"respectively,":[103],"independent":[104],"bitwidth.":[108,147],"The":[109],"main":[110],"advantages":[111],"our":[113,127],"high":[116],"speed":[117],"efficiency,":[120],"maintained":[121],"over":[122],"wide":[124],"range.":[125],"Additionally,":[126],"uses":[129],"regular":[131],"reconfigurable":[132],"VLSI":[133],"topology,":[134],"which":[135],"allows":[136],"analytical":[137],"derivation":[138],"input-output":[141,158],"delay":[142,159],"as":[143],"function":[145],"HSPICE":[148],"simulation":[149],"for":[150],"64-b":[152],"shows":[154],"worst":[156],"case":[157],"0.86":[161],"ns":[162],"7.7":[169],"mW":[170],"0.15-":[172],"\u03bcm":[173],"TSMC":[174],"technology":[175],"at":[176],"1":[177],"GHz.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}