{"id":"https://openalex.org/W2062406082","doi":"https://doi.org/10.1109/tvlsi.2012.2217993","title":"Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors","display_name":"Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors","publication_year":2012,"publication_date":"2012-10-11","ids":{"openalex":"https://openalex.org/W2062406082","doi":"https://doi.org/10.1109/tvlsi.2012.2217993","mag":"2062406082"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2217993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2217993","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042162276","display_name":"Guoqing Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Guoqing Deng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052446707","display_name":"Chunhong Chen","orcid":"https://orcid.org/0000-0003-2437-5424"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chunhong Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042162276"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":2.121,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.87079364,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"9","first_page":"1573","last_page":"1582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.638944149017334},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49499839544296265},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49360883235931396},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4881966710090637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4762456715106964},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4644913971424103},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4197492301464081},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4047337472438812},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20767882466316223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19631335139274597},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1819554567337036},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14261075854301453},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.13252967596054077}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.638944149017334},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49499839544296265},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49360883235931396},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4881966710090637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4762456715106964},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4644913971424103},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4197492301464081},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4047337472438812},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20767882466316223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19631335139274597},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1819554567337036},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14261075854301453},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.13252967596054077},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2217993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2217993","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W634812580","https://openalex.org/W1539747280","https://openalex.org/W1578813634","https://openalex.org/W1618685951","https://openalex.org/W1957855405","https://openalex.org/W2027130196","https://openalex.org/W2034275145","https://openalex.org/W2080564367","https://openalex.org/W2095987545","https://openalex.org/W2099985297","https://openalex.org/W2102986313","https://openalex.org/W2110710014","https://openalex.org/W2117591481","https://openalex.org/W2124156360","https://openalex.org/W2132947409","https://openalex.org/W2135700290","https://openalex.org/W2153986710","https://openalex.org/W2160840734","https://openalex.org/W2161626761","https://openalex.org/W2164821623","https://openalex.org/W2166479528","https://openalex.org/W2168460306","https://openalex.org/W2169358718","https://openalex.org/W2170601342","https://openalex.org/W2536555869","https://openalex.org/W2540574320","https://openalex.org/W4232049029","https://openalex.org/W6636309885","https://openalex.org/W6657304462","https://openalex.org/W6676559270"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2899084033","https://openalex.org/W2035873852","https://openalex.org/W1968762246","https://openalex.org/W2343597779","https://openalex.org/W2095756218","https://openalex.org/W1599902002","https://openalex.org/W1784321364","https://openalex.org/W2145801698","https://openalex.org/W969526214"],"abstract_inverted_index":{"In":[0,43],"this":[1],"paper,":[2],"we":[3,55],"investigate":[4],"the":[5,26,61,78,119],"design":[6,27],"of":[7,28,60,96,101,106,114,122],"binary":[8],"tree":[9],"multipliers":[10],"based":[11],"on":[12,25],"multi-input":[13],"counters":[14,30,62],"using":[15],"hybrid":[16,53],"MOS":[17],"and":[18,40,70,109],"single-electron":[19],"transistors":[20],"(SETs).":[21],"Our":[22],"focus":[23],"is":[24,86],"phase-modulated":[29,80],"which":[31],"can":[32],"be":[33],"implemented":[34],"with":[35,51,65,73,77,93,118],"only":[36],"a":[37,94],"few":[38],"MOSFETs":[39],"multi-gate":[41],"SETs.":[42],"order":[44],"to":[45,63,88,116],"address":[46],"some":[47],"practical":[48],"issues":[49],"associated":[50],"SET/MOS":[52],"circuits,":[54],"present":[56],"an":[57],"enhanced":[58],"version":[59],"deal":[64],"temperature":[66,92],"effect,":[67],"reliability":[68],"improvement,":[69],"operating":[71],"speed":[72],"multipliers.":[74],"Simulation":[75],"results":[76],"proposed":[79],"(7:3)":[81],"counter":[82],"show":[83],"that":[84],"it":[85],"able":[87],"work":[89],"at":[90,104],"room":[91],"delay":[95,121],"1.5":[97],"ns,":[98],"power":[99],"dissipation":[100],"4.1":[102],"\u03bcW":[103],"frequency":[105],"100":[107],"MHz,":[108],"maximum":[110],"tolerable":[111],"background":[112],"charges":[113],"up":[115],"0.2e":[117],"worst-case":[120],"3":[123],"ns.":[124]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}