{"id":"https://openalex.org/W2008364698","doi":"https://doi.org/10.1109/tvlsi.2012.2214408","title":"Fast and Effective Placement Refinement for Routability","display_name":"Fast and Effective Placement Refinement for Routability","publication_year":2012,"publication_date":"2012-09-14","ids":{"openalex":"https://openalex.org/W2008364698","doi":"https://doi.org/10.1109/tvlsi.2012.2214408","mag":"2008364698"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2214408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2214408","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103123689","display_name":"Yanheng Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanheng Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA, USA#TAB#","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101613339","display_name":"Chris Chu","orcid":"https://orcid.org/0000-0001-6073-1719"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Chu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA, USA#TAB#","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.08012882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"21","issue":"9","first_page":"1751","last_page":"1756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7592378854751587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7332825660705566},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6972665786743164},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5273576378822327},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49501198530197144},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48253530263900757},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4720904231071472},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.41836363077163696},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3331306576728821},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21059221029281616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18466252088546753}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7592378854751587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7332825660705566},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6972665786743164},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5273576378822327},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49501198530197144},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48253530263900757},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4720904231071472},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.41836363077163696},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3331306576728821},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21059221029281616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18466252088546753},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2214408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2214408","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1972510652","https://openalex.org/W2003145440","https://openalex.org/W2011039300","https://openalex.org/W2085073472","https://openalex.org/W2096970935","https://openalex.org/W2097452558","https://openalex.org/W2099184857","https://openalex.org/W2114136290","https://openalex.org/W2133286478","https://openalex.org/W2133367791","https://openalex.org/W2141185123","https://openalex.org/W2144642377","https://openalex.org/W2149625434","https://openalex.org/W2155039589","https://openalex.org/W2156954556","https://openalex.org/W2163961680","https://openalex.org/W2167190617","https://openalex.org/W2168611993","https://openalex.org/W2172326478","https://openalex.org/W3140720939","https://openalex.org/W4247156909","https://openalex.org/W4247567994","https://openalex.org/W4251609686","https://openalex.org/W6676636679","https://openalex.org/W6676886990","https://openalex.org/W6680586540","https://openalex.org/W6681942916","https://openalex.org/W6684428986"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W972276598","https://openalex.org/W4246352526","https://openalex.org/W2028665553","https://openalex.org/W2086519370","https://openalex.org/W2087343574","https://openalex.org/W2121910908"],"abstract_inverted_index":{"In":[0,136],"this":[1],"brief,":[2],"we":[3],"propose":[4],"congestion":[5,13,113,165],"refinement":[6],"of":[7,14,20,41,51,123],"placement":[8,16,30,127,168],"(CROP)":[9],"for":[10,38,66,96,166,173],"improving":[11],"the":[12,49,71,81,91,98,108,112,143],"mixed-size":[15,126],"solutions.":[17],"CROP":[18,162],"consists":[19],"a":[21,27,62,84],"congestion-driven":[22,28],"module":[23],"shifting":[24,34,50],"technique":[25,35,93],"and":[26,79],"detailed":[29,116],"(CDDP)":[31],"technique.":[32],"The":[33,157],"is":[36,94,104,121,155],"proposed":[37,95],"better":[39,139],"allocation":[40],"routing":[42,73,99,150],"resources.":[43],"We":[44,77],"shift":[45],"modules":[46],"based":[47],"on":[48],"G-cell":[52],"boundaries.":[53],"Shifting":[54],"in":[55,70,170],"each":[56,68],"direction":[57],"can":[58],"be":[59],"formulated":[60],"as":[61],"linear":[63],"program":[64],"(LP)":[65],"resizing":[67],"cell":[69],"global":[72,149],"grid":[74],"(i.e.,":[75],"G-cell).":[76],"degenerate":[78],"solve":[80],"LP":[82],"by":[83,106],"very":[85],"efficient":[86],"longest":[87],"path":[88],"computation.":[89],"Then":[90],"CDDP":[92],"distributing":[97],"demands":[100],"better.":[101],"Congestion":[102],"reduction":[103],"realized":[105],"weighting":[107],"half-perimeter":[109],"wirelength":[110],"with":[111,129,152],"factor":[114],"during":[115],"placement.":[117],"Theoretically,":[118],"our":[119],"tool":[120],"capable":[122],"handling":[124],"most":[125],"benchmarks":[128],"movable":[130],"and/or":[131],"fixed":[132],"macro":[133],"(FM)":[134],"blocks.":[135],"order":[137],"to":[138],"analyze":[140],"its":[141],"performance,":[142],"ISPD-GR":[144],"benchmark":[145],"suite":[146],"(ISPD05/06":[147],"derived":[148],"benchmarks)":[151],"FM":[153],"modes":[154],"developed.":[156],"experimental":[158],"results":[159],"show":[160],"that":[161],"effectively":[163],"alleviates":[164],"unroutable":[167],"solutions":[169],"short":[171],"runtimes":[172],"different":[174],"placers.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}