{"id":"https://openalex.org/W2154608845","doi":"https://doi.org/10.1109/tvlsi.2012.2211629","title":"New Approach to VLSI Buffer Modeling, Considering Overshooting Effect","display_name":"New Approach to VLSI Buffer Modeling, Considering Overshooting Effect","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2154608845","doi":"https://doi.org/10.1109/tvlsi.2012.2211629","mag":"2154608845"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2211629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2211629","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079185351","display_name":"Milad Mehri","orcid":"https://orcid.org/0000-0003-4395-6291"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Milad Mehri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040940764","display_name":"Mohammad Hossein Mazaheri Kouhani","orcid":"https://orcid.org/0000-0003-3817-3145"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Hossein Mazaheri Kouhani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065412017","display_name":"Nasser Masoumi","orcid":"https://orcid.org/0000-0002-9985-2603"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nasser Masoumi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085983839","display_name":"Reza Sarvari","orcid":"https://orcid.org/0000-0003-4861-2850"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Reza Sarvari","raw_affiliation_strings":["Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7366,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.75913472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"21","issue":"8","first_page":"1568","last_page":"1572"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8088250160217285},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6939114332199097},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.653680682182312},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.6315093040466309},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5782516598701477},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5551292896270752},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.554646909236908},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5468657612800598},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4943358898162842},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4741765260696411},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30631041526794434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25758230686187744},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24090135097503662},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13404127955436707}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8088250160217285},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6939114332199097},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.653680682182312},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6315093040466309},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5782516598701477},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5551292896270752},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.554646909236908},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5468657612800598},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4943358898162842},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4741765260696411},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30631041526794434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25758230686187744},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24090135097503662},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13404127955436707},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2211629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2211629","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1885045956","https://openalex.org/W2000348537","https://openalex.org/W2022892565","https://openalex.org/W2042040159","https://openalex.org/W2069345435","https://openalex.org/W2098352262","https://openalex.org/W2107996516","https://openalex.org/W2108695529","https://openalex.org/W2109694890","https://openalex.org/W2123597521","https://openalex.org/W2125039784","https://openalex.org/W2128107124","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2138244835","https://openalex.org/W2151108665","https://openalex.org/W2161300695","https://openalex.org/W2172268513","https://openalex.org/W4243164749","https://openalex.org/W4247248094","https://openalex.org/W6676535927"],"related_works":["https://openalex.org/W2094081489","https://openalex.org/W2042577965","https://openalex.org/W2125868357","https://openalex.org/W2125788370","https://openalex.org/W238313468","https://openalex.org/W2034106250","https://openalex.org/W2044354327","https://openalex.org/W1583981274","https://openalex.org/W2160406374","https://openalex.org/W2154608845"],"abstract_inverted_index":{"In":[0,112],"this":[1,143],"brief,":[2],"we":[3,48,114],"use":[4],"the":[5,50,72,91,106,119,125,133,146,151,154,165],"alpha":[6,29],"power":[7],"law":[8],"model":[9,30,70,117],"for":[10,36,71,108,118,141,164],"MOS":[11,129],"devices":[12],"to":[13,90,104],"reach":[14],"a":[15,33,54,68,76,95,116,159],"more":[16],"accurate":[17,139,162],"modeling":[18,142],"of":[19,32,53,75,128],"CMOS":[20,34,166],"buffers":[21],"in":[22,79],"very":[23],"deep":[24],"submicrometer":[25],"technologies.":[26],"We":[27,66],"derive":[28],"parameters":[31],"buffer":[35,56,78,97],"90-,":[37],"65-,":[38],"and":[39,57,102,136,161],"45-nm":[40],"technologies":[41],"using":[42],"HSPICE":[43,64],"simulations.":[44,65],"By":[45],"analytical":[46],"efforts":[47],"find":[49],"output":[51,73,156],"resistance":[52,74,98],"minimum-size":[55],"compare":[58],"it":[59],"with":[60,150],"those":[61],"extracted":[62],"from":[63],"propose":[67,115],"new":[69,96],"given-size":[77],"any":[80],"technology,":[81],"which":[82,131],"demonstrates":[83],"3%":[84],"error":[85],"on":[86],"average":[87],"as":[88],"opposed":[89],"conventional":[92],"model.":[93],"Also":[94],"is":[99],"proposed":[100],"analytically":[101],"numerically":[103],"calculate":[105],"crosstalk":[107],"interconnect":[109],"analysis":[110],"applications.":[111],"addition,":[113],"transfer":[120],"function":[121],"zero":[122],"generated":[123],"by":[124],"gate-drain":[126],"capacitances":[127],"transistors,":[130],"cause":[132],"overshooting":[134],"effect,":[135],"develop":[137],"an":[138],"expression":[140],"phenomenon.":[144],"As":[145],"final":[147],"point,":[148],"together":[149],"input-to-output":[152],"capacitance,":[153],"equivalent":[155],"resistors":[157],"present":[158],"simple":[160],"macromodel":[163],"buffer.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}