{"id":"https://openalex.org/W1975936798","doi":"https://doi.org/10.1109/tvlsi.2012.2211049","title":"Floating Gate-Based Field Programmable Mixed-Signal Array","display_name":"Floating Gate-Based Field Programmable Mixed-Signal Array","publication_year":2012,"publication_date":"2012-09-19","ids":{"openalex":"https://openalex.org/W1975936798","doi":"https://doi.org/10.1109/tvlsi.2012.2211049","mag":"1975936798"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2211049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2211049","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040453854","display_name":"Richard Wunderlich","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard B. Wunderlich","raw_affiliation_strings":["Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Dept. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007534474","display_name":"Farhan Adil","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhan Adil","raw_affiliation_strings":["Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Dept. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Hasler","raw_affiliation_strings":["Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Dept. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":2.6435,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.88824385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"21","issue":"8","first_page":"1496","last_page":"1505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9657924771308899},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7229205369949341},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6883992552757263},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.6612814664840698},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6163406372070312},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5704107880592346},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5607964992523193},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5189016461372375},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43679165840148926},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39168450236320496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3616016209125519},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35856229066848755},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3075714409351349},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2998192310333252},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.26397407054901123},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.26167017221450806},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.22670990228652954},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1310763955116272},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.1167965829372406}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9657924771308899},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7229205369949341},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6883992552757263},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.6612814664840698},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6163406372070312},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5704107880592346},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5607964992523193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5189016461372375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43679165840148926},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39168450236320496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3616016209125519},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35856229066848755},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3075714409351349},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2998192310333252},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.26397407054901123},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26167017221450806},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.22670990228652954},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1310763955116272},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.1167965829372406}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2211049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2211049","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1567680258","https://openalex.org/W1901233933","https://openalex.org/W1995779373","https://openalex.org/W2035847677","https://openalex.org/W2038078811","https://openalex.org/W2040463855","https://openalex.org/W2045437029","https://openalex.org/W2046460226","https://openalex.org/W2066344405","https://openalex.org/W2097708040","https://openalex.org/W2100734450","https://openalex.org/W2104794633","https://openalex.org/W2111809466","https://openalex.org/W2118249063","https://openalex.org/W2119696072","https://openalex.org/W2126255765","https://openalex.org/W2128890914","https://openalex.org/W2142033931","https://openalex.org/W2143806010","https://openalex.org/W2145183934","https://openalex.org/W2533914840","https://openalex.org/W4235211175","https://openalex.org/W6728579317"],"related_works":["https://openalex.org/W2100931776","https://openalex.org/W2014165129","https://openalex.org/W4309935840","https://openalex.org/W2085192548","https://openalex.org/W2038293309","https://openalex.org/W2764789987","https://openalex.org/W1975936798","https://openalex.org/W2091702675","https://openalex.org/W4250289642","https://openalex.org/W2110794498"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,47,59,72,99,105,123,134,140],"field":[3,18,31,38],"programmable":[4,19,32,39],"array":[5,21,34,41,157],"of":[6,16,29,67,78,104,122,153,158],"analog":[7,33,83,163],"and":[8,36,49,84,101,111,161,165,180],"digital":[9,85,160],"devices":[10],"(FPAADD)":[11],"as":[12,98],"a":[13,17,26,30,37,62,88,175],"novel":[14],"implementation":[15],"mixed-signal":[20],"(FPMA).":[22],"The":[23,82,119,150],"FPAADD":[24,73,141,151],"is":[25],"hybrid":[27],"combination":[28],"(FPAA)":[35],"gate":[40,93],"(FPGA).":[42],"Unlike":[43],"other":[44],"FPMAs":[45],"where":[46],"FPGA":[48],"FPAA":[50],"portions":[51,86],"are":[52,96],"kept":[53],"separate,":[54],"this":[55],"architecture":[56],"closely":[57],"integrates":[58],"two":[60],"in":[61,133,174],"fine-grained":[63],"interleaved":[64],"array.":[65],"Instead":[66],"using":[68],"hard-coded":[69],"data":[70,75],"converters,":[71],"synthesizes":[74],"converters":[76],"out":[77],"its":[79],"reconfigurable":[80],"fabric.":[81],"share":[87],"common":[89],"global":[90],"interconnect.":[91,135],"Floating":[92],"(FG)":[94],"transistors":[95],"used":[97],"switch":[100,109],"memory":[102],"elements":[103],"chip,":[106],"providing":[107],"better":[108],"performance":[110],"power":[112],"over":[113],"traditional":[114],"static":[115],"random-access":[116],"memory-based":[117],"approaches.":[118],"precise":[120],"programmability":[121],"FG":[124,186],"switches":[125],"also":[126],"allows":[127],"for":[128],"computation":[129],"to":[130],"take":[131],"place":[132],"These":[136],"key":[137],"differences":[138],"make":[139],"much":[142],"more":[143,182],"general":[144],"purpose":[145],"than":[146,183],"previous":[147],"FPMA":[148],"architectures.":[149],"consists":[152],"27":[154],"\u00d7":[155,170],"8":[156],"108":[159,162],"tiles":[164],"peripheral":[166],"circuitry":[167],"on":[168],"5":[169,171],"mm2die":[172],"fabricated":[173],"0.35-":[176],"\u03bcm":[177],"CMOS":[178],"process,":[179],"contains":[181],"130":[184],"000":[185],"transistors.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}