{"id":"https://openalex.org/W2021981889","doi":"https://doi.org/10.1109/tvlsi.2012.2210450","title":"Impact of III\u2013V and Ge Devices on Circuit Performance","display_name":"Impact of III\u2013V and Ge Devices on Circuit Performance","publication_year":2012,"publication_date":"2012-08-28","ids":{"openalex":"https://openalex.org/W2021981889","doi":"https://doi.org/10.1109/tvlsi.2012.2210450","mag":"2021981889"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2210450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2210450","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084890953","display_name":"Jeongha Park","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeongha Park","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026750440","display_name":"Saeroonter Oh","orcid":"https://orcid.org/0000-0003-4281-6879"},"institutions":[{"id":"https://openalex.org/I2802615300","display_name":"Japan Display (Japan)","ror":"https://ror.org/04vz9vy80","country_code":"JP","type":"company","lineage":["https://openalex.org/I2802615300"]},{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["JP","KR"],"is_corresponding":false,"raw_author_name":"Saeroonter Oh","raw_affiliation_strings":["LG Display, Research and Development Center, Paju, South Korea","Sungkyunkwan University, Jongno-gu, Seoul, KR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LG Display, Research and Development Center, Paju, South Korea","institution_ids":["https://openalex.org/I2802615300"]},{"raw_affiliation_string":"Sungkyunkwan University, Jongno-gu, Seoul, KR","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100373077","display_name":"SoYoung Kim","orcid":"https://orcid.org/0000-0001-8901-3649"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"SoYoung Kim","raw_affiliation_strings":["College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059975258","display_name":"H.\u2010S. Philip Wong","orcid":"https://orcid.org/0000-0002-0096-1472"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-S. Philip Wong","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066440288","display_name":"S.S. Wong","orcid":"https://orcid.org/0000-0003-4361-1744"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Simon Wong","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09163299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"21","issue":"7","first_page":"1189","last_page":"1200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.6721537113189697},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6374390721321106},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6072372198104858},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5806021690368652},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.552758514881134},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.535125732421875},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5248161554336548},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4996054172515869},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.49436235427856445},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4887206554412842},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.4723549783229828},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46741271018981934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24240174889564514},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16356518864631653},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08278831839561462}],"concepts":[{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6721537113189697},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6374390721321106},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6072372198104858},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5806021690368652},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.552758514881134},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.535125732421875},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5248161554336548},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4996054172515869},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.49436235427856445},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4887206554412842},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.4723549783229828},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46741271018981934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24240174889564514},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16356518864631653},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08278831839561462},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2210450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2210450","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:repository.hanyang.ac.kr:20.500.11754/90518","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/6289382/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401328","display_name":"The Royal Society of Chemistry\u2019s Journals, Books and Databases (The Royal Society of Chemistry)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2751430930","host_organization_name":"Royal Society of Chemistry","host_organization_lineage":["https://openalex.org/I2751430930"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W91687147","https://openalex.org/W1485581708","https://openalex.org/W1518236483","https://openalex.org/W1633471522","https://openalex.org/W1817545098","https://openalex.org/W1971880132","https://openalex.org/W1983463438","https://openalex.org/W2016748970","https://openalex.org/W2055014499","https://openalex.org/W2071693325","https://openalex.org/W2088781179","https://openalex.org/W2090987773","https://openalex.org/W2091067961","https://openalex.org/W2097822039","https://openalex.org/W2099938273","https://openalex.org/W2101003251","https://openalex.org/W2108582116","https://openalex.org/W2113645429","https://openalex.org/W2120397377","https://openalex.org/W2132183476","https://openalex.org/W2142162177","https://openalex.org/W2148517432","https://openalex.org/W2149184458","https://openalex.org/W2152473162","https://openalex.org/W2153219061","https://openalex.org/W2161637772","https://openalex.org/W2162557259","https://openalex.org/W2166243422","https://openalex.org/W2169914612","https://openalex.org/W3103339143","https://openalex.org/W4206262605","https://openalex.org/W4256102814","https://openalex.org/W6638491868"],"related_works":["https://openalex.org/W2118528827","https://openalex.org/W1582224818","https://openalex.org/W2775062502","https://openalex.org/W3032966989","https://openalex.org/W2044270051","https://openalex.org/W4285609043","https://openalex.org/W2894151971","https://openalex.org/W2549050530","https://openalex.org/W3082116521","https://openalex.org/W2536679433"],"abstract_inverted_index":{"III-V":[0,36,43,94,128],"and":[1,25,37,47,60,68,80,89,100,124,130],"germanium":[2],"(Ge)":[3],"field-effect":[4],"transistors":[5],"(FETs)":[6],"have":[7],"been":[8],"studied":[9],"as":[10],"candidates":[11],"for":[12,55,85,108],"post":[13],"Si":[14,122],"CMOS.":[15],"In":[16,70],"this":[17],"paper,":[18],"the":[19,56,63,74,78,104],"performance":[20,107],"of":[21,34,62,77,93,116,127],"various":[22],"digital":[23,72,110],"blocks":[24],"static":[26],"random":[27],"access":[28],"memory":[29],"(SRAM)":[30],"with":[31,96,120],"different":[32,64],"combinations":[33,65],"Si,":[35],"Ge":[38,48,101,131],"devices":[39],"are":[40,53,66],"studied.":[41],"SPICE-compatible":[42],"n-channel":[44],"FET":[45,50],"(nFET)":[46],"p-channel":[49],"(pFET)":[51],"models":[52],"developed":[54],"analysis.":[57],"The":[58,91,113],"delay":[59],"energy":[61],"estimated":[67],"compared.":[69],"typical":[71],"design,":[73],"driving":[75],"capability":[76],"nFET":[79,95,129],"pFET":[81,102],"should":[82],"be":[83],"matched":[84],"optimum":[86],"noise":[87],"margin":[88,115],"performance.":[90],"combination":[92],"low":[97],"input":[98],"capacitance":[99],"achieves":[103],"best":[105],"energy-delay":[106],"many":[109],"logic":[111],"circuits.":[112],"read":[114],"SRAM":[117],"is":[118],"maximized":[119],"a":[121],"pass-gate,":[123],"an":[125],"inverter":[126],"pFET.":[132]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}