{"id":"https://openalex.org/W2027994226","doi":"https://doi.org/10.1109/tvlsi.2012.2207748","title":"BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture","display_name":"BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture","publication_year":2012,"publication_date":"2012-07-31","ids":{"openalex":"https://openalex.org/W2027994226","doi":"https://doi.org/10.1109/tvlsi.2012.2207748","mag":"2027994226"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2207748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2207748","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016062037","display_name":"Oguzhan Atak","orcid":null},"institutions":[{"id":"https://openalex.org/I168864056","display_name":"Bilkent University","ror":"https://ror.org/02vh8a032","country_code":"TR","type":"education","lineage":["https://openalex.org/I168864056"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Oguzhan Atak","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bilkent University, Ankara, Turkey","Dept. of Electr. & Electron Eng., Bilkent Univ., Ankara, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bilkent University, Ankara, Turkey","institution_ids":["https://openalex.org/I168864056"]},{"raw_affiliation_string":"Dept. of Electr. & Electron Eng., Bilkent Univ., Ankara, Turkey","institution_ids":["https://openalex.org/I168864056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073164033","display_name":"A. Atalar","orcid":"https://orcid.org/0000-0002-1903-1240"},"institutions":[{"id":"https://openalex.org/I168864056","display_name":"Bilkent University","ror":"https://ror.org/02vh8a032","country_code":"TR","type":"education","lineage":["https://openalex.org/I168864056"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Abdullah Atalar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bilkent University, Ankara, Turkey","Dept. of Electr. & Electron Eng., Bilkent Univ., Ankara, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bilkent University, Ankara, Turkey","institution_ids":["https://openalex.org/I168864056"]},{"raw_affiliation_string":"Dept. of Electr. & Electron Eng., Bilkent Univ., Ankara, Turkey","institution_ids":["https://openalex.org/I168864056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0504,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.86273623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"7","first_page":"1285","last_page":"1298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7940651178359985},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7386852502822876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5887858867645264},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.49977803230285645},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.46279263496398926},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44847744703292847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4466686546802521},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4399877190589905},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4356156885623932},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3962322175502777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15030202269554138}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7940651178359985},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7386852502822876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5887858867645264},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.49977803230285645},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.46279263496398926},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44847744703292847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4466686546802521},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4399877190589905},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4356156885623932},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3962322175502777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15030202269554138},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2012.2207748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2207748","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:repository.bilkent.edu.tr:11693/13247","is_oa":false,"landing_page_url":"http://hdl.handle.net/11693/13247","pdf_url":null,"source":{"id":"https://openalex.org/S4306400079","display_name":"Bilkent University Institutional Repository (Bilkent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I168864056","host_organization_name":"Bilkent University","host_organization_lineage":["https://openalex.org/I168864056"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"Article"},{"id":"pmh:oai:repository.bilkent.edu.tr:11693/21121","is_oa":false,"landing_page_url":"http://hdl.handle.net/11693/21121","pdf_url":null,"source":{"id":"https://openalex.org/S4306400079","display_name":"Bilkent University Institutional Repository (Bilkent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I168864056","host_organization_name":"Bilkent University","host_organization_lineage":["https://openalex.org/I168864056"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W93901327","https://openalex.org/W105298322","https://openalex.org/W201652765","https://openalex.org/W1517544154","https://openalex.org/W1649101858","https://openalex.org/W1887556625","https://openalex.org/W1976417857","https://openalex.org/W1977850862","https://openalex.org/W2020818734","https://openalex.org/W2025787141","https://openalex.org/W2051399265","https://openalex.org/W2084862372","https://openalex.org/W2090068045","https://openalex.org/W2100297674","https://openalex.org/W2100914215","https://openalex.org/W2101632442","https://openalex.org/W2111062328","https://openalex.org/W2115294662","https://openalex.org/W2116304229","https://openalex.org/W2117209052","https://openalex.org/W2121606987","https://openalex.org/W2126199331","https://openalex.org/W2135050419","https://openalex.org/W2139135004","https://openalex.org/W2139637699","https://openalex.org/W2153506856","https://openalex.org/W2157528413","https://openalex.org/W2182041088","https://openalex.org/W2275304190","https://openalex.org/W2294360452","https://openalex.org/W2493513412","https://openalex.org/W2987657883","https://openalex.org/W4232904085","https://openalex.org/W4242492114","https://openalex.org/W4250486818","https://openalex.org/W4252370083","https://openalex.org/W4254021074","https://openalex.org/W4310982506","https://openalex.org/W6630904199"],"related_works":["https://openalex.org/W2145701142","https://openalex.org/W2104427113","https://openalex.org/W2984236338","https://openalex.org/W2093864534","https://openalex.org/W2140555705","https://openalex.org/W2038406924","https://openalex.org/W2158605158","https://openalex.org/W2124243275","https://openalex.org/W2062196006","https://openalex.org/W2103996454"],"abstract_inverted_index":{"We":[0],"present":[1],"Bilkent":[2],"reconfigurable":[3,9],"computer":[4],"(BilRC),":[5],"a":[6,56,113,191],"new":[7],"coarse-grained":[8],"architecture":[10,34,183],"(CGRA)":[11],"employing":[12],"an":[13],"execution-triggering":[14],"mechanism.":[15],"A":[16],"control":[17],"data":[18],"flow":[19],"graph":[20],"language":[21,48],"is":[22,49,70,82,103,134,168,176,187],"presented":[23],"for":[24,112,164,189],"mapping":[25,42],"the":[26,33,36,64,75,106,110,141,152,161,180],"applications":[27,54,89,111],"to":[28,52,55,125,179],"BilRC.":[29,132],"The":[30,46],"flexibility":[31],"of":[32,109,131,157,172,184,194],"and":[35,87],"computation":[37],"model":[38],"are":[39,123],"validated":[40],"by":[41],"several":[43],"real-world":[44],"applications.":[45,195],"same":[47,65],"also":[50,135],"used":[51],"map":[53],"90-nm":[57,85],"field-programmable":[58],"gate":[59],"array":[60],"(FPGA),":[61],"giving":[62],"exactly":[63],"cycle":[66,107,158],"count":[67],"performance.":[68],"It":[69,81,102,133],"found":[71,104,136],"that":[72,105,130,137,171],"BilRC":[73,92,138,165],"reduces":[74],"configuration":[76],"size":[77],"about":[78,94],"33":[79],"times.":[80],"synthesized":[83],"with":[84],"technology,":[86],"typical":[88],"mapped":[90],"on":[91,100],"run":[93,140],"2.5":[95],"times":[96,127,149],"faster":[97,150],"than":[98,129,151,170],"those":[99],"FPGA.":[101],"counts":[108],"commercial":[114],"very":[115],"long":[116],"instruction":[117],"word":[118],"digital":[119],"signal":[120],"processor":[121,122],"1.9":[124],"15":[126],"higher":[128],"can":[139],"inverse":[142],"discrete":[143],"cosine":[144],"transform":[145],"algorithm":[146],"almost":[147],"3":[148],"closest":[153],"CGRA":[154],"in":[155],"terms":[156],"count.":[159],"Although":[160],"area":[162],"required":[163],"processing":[166],"elements":[167],"larger":[169],"existing":[173],"CGRAs,":[174],"this":[175],"mainly":[177],"due":[178],"segmented":[181],"interconnect":[182],"BilRC,":[185],"which":[186],"crucial":[188],"supporting":[190],"broad":[192],"range":[193]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}