{"id":"https://openalex.org/W1989653220","doi":"https://doi.org/10.1109/tvlsi.2012.2207413","title":"Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer","display_name":"Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer","publication_year":2012,"publication_date":"2012-08-09","ids":{"openalex":"https://openalex.org/W1989653220","doi":"https://doi.org/10.1109/tvlsi.2012.2207413","mag":"1989653220"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2207413","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2207413","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084192453","display_name":"Ting-Chi Tong","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ting-Chi Tong","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073662430","display_name":"Yun-Nan Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Nan Chang","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084192453"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.7056,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.76557211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"21","issue":"7","first_page":"1246","last_page":"1259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7982015013694763},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.6800006031990051},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5654008984565735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5537067651748657},{"id":"https://openalex.org/keywords/vector-graphics","display_name":"Vector graphics","score":0.531979501247406},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.5244448781013489},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.5231653451919556},{"id":"https://openalex.org/keywords/scan-line","display_name":"Scan line","score":0.4600174129009247},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.437645822763443},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4300629496574402},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4150157570838928},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41434726119041443},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3587700128555298},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.3345363736152649},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2373603880405426},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.11453768610954285},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09892770648002625},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0981404185295105}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7982015013694763},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6800006031990051},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5654008984565735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5537067651748657},{"id":"https://openalex.org/C59662460","wikidata":"https://www.wikidata.org/wiki/Q170130","display_name":"Vector graphics","level":3,"score":0.531979501247406},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.5244448781013489},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.5231653451919556},{"id":"https://openalex.org/C142748172","wikidata":"https://www.wikidata.org/wiki/Q3240002","display_name":"Scan line","level":4,"score":0.4600174129009247},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.437645822763443},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4300629496574402},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4150157570838928},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41434726119041443},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3587700128555298},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.3345363736152649},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2373603880405426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.11453768610954285},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09892770648002625},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0981404185295105},{"id":"https://openalex.org/C78201319","wikidata":"https://www.wikidata.org/wiki/Q685727","display_name":"Grayscale","level":3,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2207413","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2207413","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1490482062","https://openalex.org/W1542353144","https://openalex.org/W1838437661","https://openalex.org/W2006967441","https://openalex.org/W2056355086","https://openalex.org/W2057248079","https://openalex.org/W2084975617","https://openalex.org/W2125036434","https://openalex.org/W2132794636","https://openalex.org/W2143711526","https://openalex.org/W2155605767","https://openalex.org/W2254219651","https://openalex.org/W6678786367"],"related_works":["https://openalex.org/W2977978932","https://openalex.org/W2011360074","https://openalex.org/W3027347211","https://openalex.org/W2383226856","https://openalex.org/W2072590764","https://openalex.org/W2348988202","https://openalex.org/W150152345","https://openalex.org/W2073296074","https://openalex.org/W1590019873","https://openalex.org/W1989653220"],"abstract_inverted_index":{"This":[0,43],"paper":[1,107],"presents":[2],"a":[3,10,21,24,47,76,110],"small":[4],"and":[5,34,67,192],"fast":[6],"VLSI":[7],"architecture":[8,113],"of":[9,20,64,85,161,172,182],"vector":[11],"graphics":[12,22],"rasterization":[13,185],"accelerator.":[14],"To":[15],"decide":[16],"the":[17,39,61,68,83,89,92,116,131,142,183],"filling":[18],"regions":[19],"object,":[23],"large":[25],"on-chip":[26],"scan-line":[27,121],"buffer":[28,53,78,94,104,118,135],"(SB)":[29],"is":[30,79,187],"very":[31],"often":[32],"used":[33],"frequently":[35],"accessed":[36],"to":[37,59,81,101,129,133,150],"derive":[38],"pixel's":[40],"winding":[41],"count.":[42],"paper,":[44],"first,":[45],"proposes":[46,109],"special":[48],"2-bit":[49],"coding":[50],"scheme":[51],"for":[52,72,202],"entry":[54],"along":[55,140],"with":[56,88,125,141],"active-edge-table":[57],"rescan":[58],"record":[60],"intersection":[62],"information":[63],"scan":[65],"lines":[66],"object":[69],"paths.":[70],"Second,":[71],"AA":[73],"rendering":[74],"applications,":[75],"coverage":[77,144,151],"proposed":[80,184],"avoid":[82],"duplication":[84],"SBs.":[86],"Compared":[87],"conventional":[90],"approach,":[91],"required":[93],"size":[95],"can":[96,146,164,193],"be":[97,148,165],"reduced":[98],"by":[99],"up":[100],"89%.":[102],"Besides":[103],"reduction,":[105],"this":[106],"also":[108,147],"hierarchical":[111],"SB":[112],"in":[114,127,169,175],"which":[115,120,167],"upper-level":[117],"indicates":[119],"sections":[122],"have":[123],"intersected":[124],"objects":[126],"order":[128],"skip":[130],"access":[132],"successive":[134],"entries.":[136],"The":[137,179],"same":[138],"technique,":[139],"differential":[143],"transformation,":[145],"applied":[149],"buffer.":[152],"Our":[153],"experimental":[154],"results":[155,168],"show":[156],"that":[157],"more":[158],"than":[159],"87%":[160],"memory":[162],"accesses":[163],"reduced,":[166],"saving":[170],"66.4%":[171],"clock":[173],"cycles":[174],"practical":[176],"hardware":[177],"implementation.":[178],"gate":[180],"count":[181],"accelerator":[186],"only":[188],"about":[189],"32":[190],"232,":[191],"run":[194],"at":[195],"250":[196],"MHz":[197],"under":[198],"UMC":[199],"90-nm":[200],"technology":[201],"HDTV":[203],"applications.":[204]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}