{"id":"https://openalex.org/W2018289785","doi":"https://doi.org/10.1109/tvlsi.2012.2205717","title":"Collaborative Multiobjective Global Routing","display_name":"Collaborative Multiobjective Global Routing","publication_year":2012,"publication_date":"2012-08-08","ids":{"openalex":"https://openalex.org/W2018289785","doi":"https://doi.org/10.1109/tvlsi.2012.2205717","mag":"2018289785"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2205717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2205717","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041393395","display_name":"Hamid Shojaei","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Shojaei","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026760188","display_name":"Twan Basten","orcid":"https://orcid.org/0000-0002-2274-7274"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Twan Basten","raw_affiliation_strings":["Embedded Systems Institute and the Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Institute and the Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7366,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73670764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"21","issue":"7","first_page":"1308","last_page":"1321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6777133941650391},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.6396153569221497},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.638763964176178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6088189482688904},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5857096910476685},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.549751341342926},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5183928608894348},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.49791431427001953},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.4907022714614868},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2443121373653412},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13784748315811157}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6777133941650391},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.6396153569221497},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.638763964176178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6088189482688904},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5857096910476685},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.549751341342926},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5183928608894348},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.49791431427001953},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.4907022714614868},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2443121373653412},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13784748315811157},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":7,"locations":[{"id":"doi:10.1109/tvlsi.2012.2205717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2205717","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:publications/0b934569-85d7-4b51-af53-1052620474fa","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/0b934569-85d7-4b51-af53-1052620474fa","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Shojaei, H, Davoodi, A & Basten, T 2013, 'Collaborative multi-objective global routing', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 7, pp. 1308-1321. https://doi.org/10.1109/TVLSI.2012.2205717","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:766034","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=766034","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.259.5886","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.259.5886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ics.ele.tue.nl/%7Etbasten/papers/TVLSI-cgr-final.pdf","raw_type":"text"},{"id":"pmh:oai:library.tue.nl:766034","is_oa":false,"landing_page_url":"http://repository.tue.nl/766034","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:oai-pmh.tno.nl:61861","is_oa":false,"landing_page_url":"https://resolver.tno.nl/uuid:3e78337e-4532-40c0-876e-0223ba1090cb","pdf_url":null,"source":{"id":"https://openalex.org/S7407055233","display_name":"TNO Repository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(7), pp. 1308-1321.","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/0b934569-85d7-4b51-af53-1052620474fa","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/0b934569-85d7-4b51-af53-1052620474fa","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(7), 1308 - 1321. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W155336462","https://openalex.org/W1608777039","https://openalex.org/W1971524902","https://openalex.org/W1977048383","https://openalex.org/W2011912079","https://openalex.org/W2040311870","https://openalex.org/W2041176678","https://openalex.org/W2043446758","https://openalex.org/W2051611158","https://openalex.org/W2084500359","https://openalex.org/W2096994867","https://openalex.org/W2106928112","https://openalex.org/W2108913694","https://openalex.org/W2110795681","https://openalex.org/W2120147189","https://openalex.org/W2127059250","https://openalex.org/W2133560740","https://openalex.org/W2136529615","https://openalex.org/W2150336620","https://openalex.org/W2155957882","https://openalex.org/W2160230920","https://openalex.org/W2166264746","https://openalex.org/W2168611993","https://openalex.org/W3146788732","https://openalex.org/W3148468360","https://openalex.org/W3148937850","https://openalex.org/W3152105119","https://openalex.org/W4245571887","https://openalex.org/W4247156909","https://openalex.org/W4254855014","https://openalex.org/W6636571244","https://openalex.org/W6684428986"],"related_works":["https://openalex.org/W2090178682","https://openalex.org/W2073147994","https://openalex.org/W2001591765","https://openalex.org/W4241467429","https://openalex.org/W2384474142","https://openalex.org/W3083133203","https://openalex.org/W1588199609","https://openalex.org/W2744462909","https://openalex.org/W1971520370","https://openalex.org/W1550055091"],"abstract_inverted_index":{"This":[0,90],"paper":[1,91],"presents":[2],"a":[3,57,143,163],"collaborative":[4],"procedure":[5,11,139,179],"for":[6,146],"multiobjective":[7,43,97,138],"global":[8,14,53,184],"routing.":[9],"Our":[10,137],"takes":[12],"multiple":[13,52],"routing":[15,54,110,124],"solutions,":[16],"which":[17,161],"are":[18],"generated":[19,70],"independently":[20],"(e.g.,":[21],"by":[22,32,81],"one":[23],"router":[24],"that":[25],"runs":[26,140],"in":[27,36,87,130,134,141,166],"different":[28,33],"modes":[29],"concurrently":[30],"or":[31],"routers":[34],"running":[35],"parallel),":[37],"as":[38],"input.":[39],"It":[40],"then":[41,92],"performs":[42],"optimization":[44],"based":[45],"on":[46,152],"Pareto":[47],"algebra":[48],"and":[49,72,105,112,114],"quickly":[50],"generates":[51],"solutions":[55,71],"with":[56,119],"tradeoff":[58,78],"between":[59,79],"the":[60,67,73,77,83,94,122,149,158,167,175],"considered":[61],"objectives.":[62],"The":[63,126],"user":[64],"can":[65],"control":[66],"number":[68],"of":[69,75,102,109,117,148,177],"degree":[74],"exploring":[76],"them":[80],"constraining":[82],"maximum":[84,127],"allowable":[85,128],"degradation":[86,129],"each":[88,147],"objective.":[89],"considers":[93],"following":[95],"three":[96],"case":[98],"studies:":[99],"1)":[100],"minimization":[101,108,116],"interconnect":[103],"power":[104],"wirelength;":[106,113],"2)":[107],"congestion":[111],"3)":[115],"wirelength":[118,131],"respect":[120],"to":[121],"(finite-capacity)":[123],"resources.":[125],"is":[132],"specified":[133],"all":[135],"cases.":[136],"only":[142],"few":[144],"minutes":[145],"International":[150],"Symposium":[151],"Physical":[153],"Design":[154],"2008":[155],"benchmarks,":[156],"even":[157],"unroutable":[159],"ones,":[160],"imposes":[162],"tolerable":[164],"overhead":[165],"design":[168],"flow.":[169],"In":[170],"our":[171,178],"simulations,":[172],"we":[173],"demonstrate":[174],"effectiveness":[176],"using":[180],"five":[181],"modern":[182],"academic":[183],"routers.":[185]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}