{"id":"https://openalex.org/W2076344933","doi":"https://doi.org/10.1109/tvlsi.2012.2202930","title":"Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms","display_name":"Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms","publication_year":2012,"publication_date":"2012-06-29","ids":{"openalex":"https://openalex.org/W2076344933","doi":"https://doi.org/10.1109/tvlsi.2012.2202930","mag":"2076344933"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2202930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2202930","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103266146","display_name":"Paul N. Whatmough","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]},{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Paul N. Whatmough","raw_affiliation_strings":["ARM Limited, Cambridge, UK","Electrical and Electronic Engineering Department, University College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM Limited, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]},{"raw_affiliation_string":"Electrical and Electronic Engineering Department, University College London, London, UK","institution_ids":["https://openalex.org/I45129253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042312430","display_name":"Shidhartha Das","orcid":"https://orcid.org/0000-0002-4123-8600"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shidhartha Das","raw_affiliation_strings":["ARM Limited, Cambridge, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM Limited, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109981503","display_name":"David M. Bull","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David M. Bull","raw_affiliation_strings":["ARM Limited, Cambridge, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM Limited, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015945363","display_name":"Izzat Darwazeh","orcid":"https://orcid.org/0000-0003-3835-1319"},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Izzat Darwazeh","raw_affiliation_strings":["Electrical and Electronic Engineering Department, University College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Electronic Engineering Department, University College London, London, UK","institution_ids":["https://openalex.org/I45129253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.934,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.84828379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"21","issue":"6","first_page":"989","last_page":"999"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7087323665618896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.601081907749176},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5734764337539673},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5045541524887085},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.48929688334465027},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.48533573746681213},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4832366406917572},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4172234833240509},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.4151197373867035},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3415074348449707},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.32533150911331177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2690940499305725},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22027331590652466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21747609972953796},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.17570555210113525},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17482179403305054}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7087323665618896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.601081907749176},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5734764337539673},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5045541524887085},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.48929688334465027},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.48533573746681213},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4832366406917572},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4172234833240509},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.4151197373867035},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3415074348449707},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32533150911331177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2690940499305725},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22027331590652466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21747609972953796},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.17570555210113525},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17482179403305054},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2202930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2202930","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:1399575","is_oa":false,"landing_page_url":"http://discovery.ucl.ac.uk/1399575/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS , 21 (6) pp. 989-999. (2013)","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9200000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1512375387","https://openalex.org/W1584008964","https://openalex.org/W2015917466","https://openalex.org/W2031614119","https://openalex.org/W2041727850","https://openalex.org/W2057558141","https://openalex.org/W2061866998","https://openalex.org/W2079706534","https://openalex.org/W2097666153","https://openalex.org/W2100215874","https://openalex.org/W2105815873","https://openalex.org/W2106648230","https://openalex.org/W2110254700","https://openalex.org/W2111812167","https://openalex.org/W2111816079","https://openalex.org/W2115722171","https://openalex.org/W2119982490","https://openalex.org/W2128065014","https://openalex.org/W2134698135","https://openalex.org/W2144790921","https://openalex.org/W2146410479","https://openalex.org/W2148248162","https://openalex.org/W2171661253","https://openalex.org/W2178304595","https://openalex.org/W2564945682","https://openalex.org/W2951920181","https://openalex.org/W4251983349","https://openalex.org/W4256068510","https://openalex.org/W6670518604"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W4312888585","https://openalex.org/W3082309838","https://openalex.org/W1516961173"],"abstract_inverted_index":{"In":[0,49],"this":[1,140],"paper,":[2],"we":[3,58],"present":[4],"a":[5,43,60,93,135,149,162,175,213],"novel":[6],"circuit-level":[7],"timing":[8,69,76,123],"error":[9,54],"mitigation":[10],"technique,":[11],"which":[12],"aims":[13],"to":[14,41,63,92,103,126,161,178],"increase":[15],"energy-efficiency":[16],"of":[17,24,51,67,95,110,131,206,216],"digital":[18],"signal":[19],"processing":[20],"datapaths":[21],"without":[22],"loss":[23],"robustness.":[25],"Timing":[26],"errors":[27,70,130],"are":[28,101],"detected":[29],"using":[30,118],"razor":[31,53],"flip-flops":[32],"on":[33,192],"critical-paths,":[34],"and":[35,116,148,187,209],"the":[36,65,72,82,88,108,111,170,204],"error-rate":[37],"feedback":[38],"is":[39,78,167,196],"used":[40],"control":[42,47],"dynamic":[44],"voltage":[45,176],"scaling":[46],"loop.":[48],"place":[50],"conventional":[52,163],"correction":[55],"by":[56,80,106,117],"replay,":[57],"propose":[59],"new":[61],"approach":[62,141],"bound":[64],"magnitude":[66,133],"intermittent":[68],"at":[71,165,169],"circuit":[73],"level.":[74],"A":[75],"guard-band":[77,177],"created":[79],"shaping":[81],"path":[83],"delay":[84],"distribution":[85],"such":[86],"that":[87],"critical":[89,105],"paths":[90],"correspond":[91],"group":[94],"least-significant":[96],"bit":[97],"registers.":[98],"These":[99],"end-points":[100],"ensured":[102],"be":[104],"modifying":[107],"topology":[109],"final":[112],"stage":[113],"carry-merge":[114],"adder,":[115],"tool-based":[119],"device":[120],"sizing.":[121],"Hence,":[122],"violations":[124],"lead":[125],"weakly":[127],"correlated":[128],"logical":[129],"small":[132,197],"in":[134,142,155,184],"mean-squared-error":[136],"sense.":[137],"We":[138],"examine":[139],"an":[143],"finite-impulse":[144],"response":[145],"(FIR)":[146],"filter":[147],"2-D":[150],"discrete":[151],"cosine":[152],"transform":[153],"implementation,":[154],"32-nm":[156],"CMOS.":[157],"Power":[158],"saving":[159],"compared":[160],"design":[164,218],"iso-frequency":[166],"21%-23%":[168],"typical":[171],"corner,":[172],"while":[173],"retaining":[174],"protect":[179],"against":[180],"fast":[181],"transient":[182],"changes":[183],"switching":[185],"activity":[186],"supply":[188],"noise.":[189],"The":[190],"impact":[191],"minimum":[193,215],"clock":[194],"period":[195],"(16%-20%),":[198],"as":[199],"it":[200],"does":[201],"not":[202],"necessitate":[203],"use":[205],"ripple-carry":[207],"adders":[208],"also":[210],"requires":[211],"only":[212],"bare":[214],"additional":[217],"effort.":[219]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}