{"id":"https://openalex.org/W2130923737","doi":"https://doi.org/10.1109/tvlsi.2012.2201760","title":"Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout","display_name":"Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout","publication_year":2012,"publication_date":"2012-08-14","ids":{"openalex":"https://openalex.org/W2130923737","doi":"https://doi.org/10.1109/tvlsi.2012.2201760","mag":"2130923737"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2201760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2201760","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100374561","display_name":"Dae Hyun Kim","orcid":"https://orcid.org/0000-0001-8275-5949"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dae Hyun Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067424365","display_name":"Krit Athikulwongse","orcid":"https://orcid.org/0000-0002-4092-8634"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krit Athikulwongse","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100374561"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":5.4923,"has_fulltext":false,"cited_by_count":97,"citation_normalized_percentile":{"value":0.96200758,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"21","issue":"5","first_page":"862","last_page":"874"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.7289552688598633},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.7143399119377136},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6287302374839783},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5814138054847717},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4540101885795593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41841191053390503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3993215560913086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3486592173576355},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3421472907066345},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.32897770404815674},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21209031343460083},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.163749098777771},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.08259725570678711}],"concepts":[{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.7289552688598633},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.7143399119377136},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6287302374839783},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5814138054847717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4540101885795593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41841191053390503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3993215560913086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3486592173576355},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3421472907066345},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.32897770404815674},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21209031343460083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.163749098777771},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.08259725570678711},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2201760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2201760","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.471.7662","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.471.7662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.gtcad.gatech.edu/www/papers/iccad09-2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1927844004","https://openalex.org/W1971966678","https://openalex.org/W2004305691","https://openalex.org/W2034975188","https://openalex.org/W2064922498","https://openalex.org/W2068537411","https://openalex.org/W2082029044","https://openalex.org/W2089322412","https://openalex.org/W2117278010","https://openalex.org/W2119428232","https://openalex.org/W2120129706","https://openalex.org/W2124414146","https://openalex.org/W2124955733","https://openalex.org/W2129664231","https://openalex.org/W2131193257","https://openalex.org/W2147184403","https://openalex.org/W2152102280","https://openalex.org/W2152472834","https://openalex.org/W2152965341","https://openalex.org/W2157427983","https://openalex.org/W2157558963","https://openalex.org/W2161129061","https://openalex.org/W2163608025","https://openalex.org/W2165792244","https://openalex.org/W2222512263","https://openalex.org/W3139550494","https://openalex.org/W3140017096","https://openalex.org/W3148440458","https://openalex.org/W4239055271","https://openalex.org/W4245053922","https://openalex.org/W4255435342","https://openalex.org/W6640254734","https://openalex.org/W6651410095","https://openalex.org/W6678502064","https://openalex.org/W6679740064"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2549021975","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230"],"abstract_inverted_index":{"The":[0],"technology":[1],"of":[2,9,35,66,72,99,108,130,137],"through-silicon":[3],"vias":[4],"(TSVs)":[5],"enables":[6],"fine-grained":[7],"integration":[8],"multiple":[10],"dies":[11],"into":[12],"a":[13,29],"single":[14],"3-D":[15,36,73,109,131],"stack.":[16],"TSVs":[17,42,52,102],"occupy":[18],"significant":[19],"silicon":[20],"area":[21,56],"due":[22],"to":[23,94,118,142],"their":[24],"sheer":[25],"size,":[26],"which":[27],"has":[28],"great":[30],"effect":[31],"on":[32,69],"the":[33,54,64,67,70,106,120,128],"quality":[34,71],"integrated":[37],"chips":[38],"(ICs).":[39],"Whereas":[40],"well-managed":[41],"alleviate":[43],"routing":[44],"congestion":[45],"and":[46,57,85,91,96,101],"reduce":[47],"wirelength,":[48],"excessive":[49],"or":[50],"ill-managed":[51],"increase":[53],"die":[55],"wirelength.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62],"investigate":[63],"impact":[65],"TSV":[68,80,83,86,89,112,122],"IC":[74],"layouts.":[75],"Two":[76,111],"design":[77,107],"schemes,":[78],"namely":[79],"co-placement":[81],"(irregular":[82],"placement)":[84],"site":[87],"(regular":[88],"placement),":[90],"accompanying":[92],"algorithms":[93,114],"find":[95],"optimize":[97],"locations":[98],"gates":[100],"are":[103,115],"proposed":[104,117],"for":[105],"ICs.":[110],"assignment":[113],"also":[116],"enable":[119],"regular":[121],"placement.":[123],"Simulation":[124],"results":[125],"show":[126],"that":[127,136],"wirelength":[129],"ICs":[132,139],"is":[133],"shorter":[134],"than":[135],"2-D":[138],"by":[140],"up":[141],"25%.":[143]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}