{"id":"https://openalex.org/W1982498481","doi":"https://doi.org/10.1109/tvlsi.2012.2198248","title":"Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs","display_name":"Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs","publication_year":2012,"publication_date":"2012-06-06","ids":{"openalex":"https://openalex.org/W1982498481","doi":"https://doi.org/10.1109/tvlsi.2012.2198248","mag":"1982498481"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2198248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2198248","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075493693","display_name":"Supriya Karmakar","orcid":"https://orcid.org/0000-0002-2761-4382"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Supriya Karmakar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA","Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082629462","display_name":"John A. Chandy","orcid":"https://orcid.org/0000-0003-3449-3205"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John A. Chandy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061990217","display_name":"F. Jain","orcid":"https://orcid.org/0000-0003-3961-6665"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Faquir C. Jain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7008,"has_fulltext":false,"cited_by_count":101,"citation_normalized_percentile":{"value":0.90333083,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"21","issue":"5","first_page":"793","last_page":"806"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10022","display_name":"Semiconductor Quantum Structures and Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6664988994598389},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6151890158653259},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6119645833969116},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5575818419456482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.556363582611084},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.526516318321228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5096931457519531},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4929187297821045},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4884032607078552},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.48623934388160706},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46617674827575684},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4638756513595581},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4108121395111084},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.39946386218070984},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3215394616127014},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29241514205932617},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26524415612220764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18038409948349},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1646406352519989}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6664988994598389},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6151890158653259},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6119645833969116},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5575818419456482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.556363582611084},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.526516318321228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5096931457519531},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4929187297821045},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4884032607078552},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.48623934388160706},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46617674827575684},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4638756513595581},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4108121395111084},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.39946386218070984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3215394616127014},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29241514205932617},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26524415612220764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18038409948349},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1646406352519989},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2198248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2198248","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1521136304","https://openalex.org/W1570722307","https://openalex.org/W1909016571","https://openalex.org/W1977169897","https://openalex.org/W1978985788","https://openalex.org/W1983187319","https://openalex.org/W2006980240","https://openalex.org/W2008060030","https://openalex.org/W2008995330","https://openalex.org/W2018735115","https://openalex.org/W2019163185","https://openalex.org/W2023611030","https://openalex.org/W2028276195","https://openalex.org/W2028957393","https://openalex.org/W2036869460","https://openalex.org/W2039637419","https://openalex.org/W2042267538","https://openalex.org/W2044949727","https://openalex.org/W2064398468","https://openalex.org/W2075327091","https://openalex.org/W2075903267","https://openalex.org/W2094398003","https://openalex.org/W2105427723","https://openalex.org/W2105718349","https://openalex.org/W2115614135","https://openalex.org/W2120550029","https://openalex.org/W2121779815","https://openalex.org/W2126099198","https://openalex.org/W2127967931","https://openalex.org/W2129736765","https://openalex.org/W2130494464","https://openalex.org/W2134735752","https://openalex.org/W2135385983","https://openalex.org/W2156729480","https://openalex.org/W2158747479","https://openalex.org/W2164731323","https://openalex.org/W2169245181","https://openalex.org/W3145201898","https://openalex.org/W6679541067"],"related_works":["https://openalex.org/W1017999001","https://openalex.org/W4295177619","https://openalex.org/W2789662562","https://openalex.org/W2109857948","https://openalex.org/W4361799621","https://openalex.org/W2944973698","https://openalex.org/W2154629222","https://openalex.org/W2791832526","https://openalex.org/W1789158442","https://openalex.org/W2029162371"],"abstract_inverted_index":{"In":[0,66],"this":[1,44,56,67,113],"paper,":[2,68],"we":[3,69],"discuss":[4,70],"logic":[5,60],"circuit":[6,10,51,130],"designs":[7,72],"using":[8,64],"the":[9,27,40,71,107],"model":[11,52],"of":[12,73,100,109,112,123],"three-state":[13,76,103],"quantum":[14],"dot":[15],"gate":[16],"field":[17],"effect":[18],"transistors":[19],"(QDGFETs).":[20],"QDGFETs":[21,104],"produce":[22],"one":[23],"intermediate":[24,57],"state":[25],"between":[26],"two":[28],"normal":[29],"stable":[30],"ON":[31],"and":[32,81,84,95,115],"OFF":[33],"states":[34,101],"due":[35],"to":[36,119],"a":[37,49,126],"change":[38],"in":[39,87,102],"threshold":[41],"voltage":[42],"over":[43],"range.":[45],"We":[46],"have":[47],"developed":[48],"simplified":[50],"that":[53],"accounts":[54],"for":[55],"state.":[58],"Interesting":[59],"can":[61],"be":[62],"implemented":[63],"QDGFETs.":[65],"various":[74],"two-input":[75],"QDGFET":[77],"gates,":[78],"including":[79],"NAND-":[80],"NOR-like":[82],"operations":[83],"their":[85],"application":[86],"different":[88],"combinational":[89],"circuits":[90],"like":[91],"decoder,":[92],"multiplier,":[93],"adder,":[94],"so":[96],"on.":[97],"Increased":[98],"number":[99,108,122],"will":[105,116],"increase":[106],"bit-handling":[110],"capability":[111],"device":[114],"help":[117],"us":[118],"handle":[120],"more":[121],"bits":[124],"at":[125],"time":[127],"with":[128],"less":[129],"elements.":[131]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":17},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-10T07:45:09.275182","created_date":"2025-10-10T00:00:00"}