{"id":"https://openalex.org/W2169882102","doi":"https://doi.org/10.1109/tvlsi.2012.2197765","title":"Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits","display_name":"Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits","publication_year":2013,"publication_date":"2013-04-16","ids":{"openalex":"https://openalex.org/W2169882102","doi":"https://doi.org/10.1109/tvlsi.2012.2197765","mag":"2169882102"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2197765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2197765","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028010546","display_name":"Behnam Ghavami","orcid":"https://orcid.org/0000-0001-5391-383X"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Behnam Ghavami","raw_affiliation_strings":["Computer, Electrical and Information Technology Department, Amirkabir University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Computer, Electrical and Information Technology Department, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078040742","display_name":"Mohsen Raji","orcid":"https://orcid.org/0000-0001-7113-5197"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohsen Raji","raw_affiliation_strings":["Computer, Electrical and Information Technology Department, Amirkabir University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Computer, Electrical and Information Technology Department, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085021768","display_name":"Hossein Pedram","orcid":"https://orcid.org/0000-0002-2331-0568"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Pedram","raw_affiliation_strings":["Computer, Electrical and Information Technology Department, Amirkabir University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Computer, Electrical and Information Technology Department, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5028010546"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.79689358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"21","issue":"5","first_page":"887","last_page":"900"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7993438243865967},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.605841875076294},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5977523326873779},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.58943110704422},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5288304686546326},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48473140597343445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4798690378665924},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47304433584213257},{"id":"https://openalex.org/keywords/carbon-nanotube","display_name":"Carbon nanotube","score":0.44444963335990906},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4195132553577423},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4102794826030731},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.2947503328323364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1968524158000946},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13986817002296448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13746535778045654},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1081932783126831}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7993438243865967},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.605841875076294},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5977523326873779},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.58943110704422},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5288304686546326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48473140597343445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4798690378665924},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47304433584213257},{"id":"https://openalex.org/C513720949","wikidata":"https://www.wikidata.org/wiki/Q1778729","display_name":"Carbon nanotube","level":2,"score":0.44444963335990906},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4195132553577423},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4102794826030731},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.2947503328323364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1968524158000946},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13986817002296448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13746535778045654},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1081932783126831},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2197765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2197765","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1511865672","https://openalex.org/W1534416617","https://openalex.org/W1667165204","https://openalex.org/W1975993564","https://openalex.org/W1991561423","https://openalex.org/W2002453109","https://openalex.org/W2014091871","https://openalex.org/W2041052413","https://openalex.org/W2065037266","https://openalex.org/W2089427056","https://openalex.org/W2100890870","https://openalex.org/W2102591969","https://openalex.org/W2104489073","https://openalex.org/W2111802574","https://openalex.org/W2114303143","https://openalex.org/W2120062331","https://openalex.org/W2120566353","https://openalex.org/W2120657398","https://openalex.org/W2123565860","https://openalex.org/W2138085193","https://openalex.org/W2144936783","https://openalex.org/W2146669227","https://openalex.org/W2154456959","https://openalex.org/W2164362458","https://openalex.org/W2166113888","https://openalex.org/W2296084214","https://openalex.org/W3015200071","https://openalex.org/W4239355800","https://openalex.org/W6684228295"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2949328736","https://openalex.org/W2985840163","https://openalex.org/W1576739978","https://openalex.org/W4283025278","https://openalex.org/W1983849759","https://openalex.org/W2120609629","https://openalex.org/W2739992384","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"Carbon":[0],"nanotube":[1],"field":[2],"effect":[3],"transistors":[4],"(CNFETs)":[5],"show":[6,83],"great":[7],"promise":[8],"as":[9,151,168],"extensions":[10],"to":[11,20,33,69,116,135,146,214],"silicon":[12],"CMOS.":[13],"However,":[14],"imperfections,":[15],"which":[16,105,140],"are":[17,173,212],"mainly":[18],"related":[19],"carbon":[21],"nanotubes":[22],"(CNTs)":[23],"growth":[24],"process,":[25],"result":[26],"in":[27,123,143,188],"metallic":[28,127],"and":[29,49,128,156,164,170,197,206,219],"nonuniform":[30,129],"CNTs":[31,211,216],"leading":[32],"significant":[34],"functional":[35,46,94,149,186],"yield":[36,47,95,150,187],"reduction.":[37],"This":[38],"paper":[39],"presents":[40],"a":[41,65,75,103],"comprehensive":[42],"technique":[43,104,132,183],"for":[44,96],"statistical":[45,67],"estimation":[48],"enhancement":[50],"of":[51,74,121,126,194,209],"CNFET-based":[52,98],"VLSI":[53,99],"circuits.":[54,100],"Based":[55],"on":[56,108],"experimental":[57],"data":[58],"extracted":[59],"from":[60],"aligned":[61,144],"CNTs,":[62,145],"we":[63,82],"propose":[64,102],"compact":[66],"model":[68],"estimate":[70],"the":[71,78,86,118,124,148,181,192,203,207],"failure":[72,80,119,161],"probability":[73,120,162],"CNFET.":[76],"Using":[77],"proposed":[79,182],"model,":[81],"that":[84],"enhancing":[85],"CNT":[87,204],"synthesis":[88],"process":[89],"alone":[90],"cannot":[91],"achieve":[92],"acceptable":[93],"upcoming":[97],"We":[101],"is":[106,133,141],"based":[107],"replacing":[109],"each":[110],"transistor":[111,114],"by":[112,153,177],"series-parallel":[113],"structures":[115],"reduce":[117],"CNFETs":[122],"presence":[125],"CNTs.":[130],"The":[131],"adapted":[134],"use":[136],"single":[137],"directional":[138],"independence,":[139],"inherent":[142],"enhance":[147],"validated":[152],"theoretical":[154],"analysis":[155],"simulation":[157,179],"results.":[158],"Tradeoffs":[159],"between":[160],"reduction":[163],"design":[165],"overheads":[166,201],"such":[167],"area":[169,196],"current":[171,199],"drive":[172,200],"explored.":[174],"As":[175],"demonstrated":[176],"extensive":[178],"results,":[180],"achieves":[184],"80%":[185],"CNFET":[189],"technology":[190],"at":[191],"cost":[193],"7.5X":[195],"34%":[198],"if":[202],"density":[205],"fraction":[208],"semiconducting":[210],"improved":[213],"200":[215],"per":[217],"\u03bcm":[218],"99.99%,":[220],"respectively.":[221]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}