{"id":"https://openalex.org/W2073074758","doi":"https://doi.org/10.1109/tvlsi.2012.2195786","title":"Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs","display_name":"Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs","publication_year":2013,"publication_date":"2013-03-18","ids":{"openalex":"https://openalex.org/W2073074758","doi":"https://doi.org/10.1109/tvlsi.2012.2195786","mag":"2073074758"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2195786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2195786","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065412990","display_name":"Yangyang Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yangyang Pan","raw_affiliation_strings":["Department of Electronics, Computers, and System Engineering, Rensselaer Polytechnic Institute, Troy, NY, USA","Dept. of Electron., Comput., & Syst. Eng., Rensselaer Polytech. Inst., Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computers, and System Engineering, Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Dept. of Electron., Comput., & Syst. Eng., Rensselaer Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086759611","display_name":"Yiran Li","orcid":"https://orcid.org/0000-0001-6547-5574"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Li","raw_affiliation_strings":["Department of Electronics, Computers, and System Engineering, Rensselaer Polytechnic Institute, Troy, NY, USA","Dept. of Electron., Comput., & Syst. Eng., Rensselaer Polytech. Inst., Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computers, and System Engineering, Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Dept. of Electron., Comput., & Syst. Eng., Rensselaer Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706029","display_name":"Hongbin Sun","orcid":"https://orcid.org/0000-0003-2153-2906"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbin Sun","raw_affiliation_strings":["Institute of Artificial Intelligence and Robotics, Xi'an Jiaotong University, Xian, China","[Inst. of Artificial Intell. & Robot., Xi'an Jiaotong Univ., Xi'an, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Artificial Intelligence and Robotics, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"[Inst. of Artificial Intell. & Robot., Xi'an Jiaotong Univ., Xi'an, China]","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101685540","display_name":"Wei Xu","orcid":"https://orcid.org/0000-0003-2914-9039"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Xu","raw_affiliation_strings":["Marvell Technology, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Marvell Technology, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047405956","display_name":"Nanning Zheng","orcid":"https://orcid.org/0000-0003-1608-8257"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nanning Zheng","raw_affiliation_strings":["Institute of Artificial Intelligence and Robotics, Xi'an Jiaotong University, Xian, China","[Inst. of Artificial Intell. & Robot., Xi'an Jiaotong Univ., Xi'an, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Artificial Intelligence and Robotics, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"[Inst. of Artificial Intell. & Robot., Xi'an Jiaotong Univ., Xi'an, China]","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378782","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0002-3481-6062"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Department of Electronics, Computers, and System Engineering, Rensselaer Polytechnic Institute, Troy, NY, USA","Dept. of Electron., Comput., & Syst. Eng., Rensselaer Polytech. Inst., Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computers, and System Engineering, Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Dept. of Electron., Comput., & Syst. Eng., Rensselaer Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.098,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81121152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"21","issue":"4","first_page":"771","last_page":"775"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8685874938964844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7257684469223022},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.7177298069000244},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7050812840461731},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.6140046119689941},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.590800404548645},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.541204035282135},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5391659140586853},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5115810036659241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4719654321670532},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.470392107963562},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4593406617641449},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41416096687316895},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.41206684708595276},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4062451124191284},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37471631169319153}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8685874938964844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7257684469223022},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.7177298069000244},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7050812840461731},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.6140046119689941},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.590800404548645},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.541204035282135},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5391659140586853},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5115810036659241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4719654321670532},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.470392107963562},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4593406617641449},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41416096687316895},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.41206684708595276},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4062451124191284},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37471631169319153}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2195786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2195786","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1982744085","https://openalex.org/W2035847677","https://openalex.org/W2046550312","https://openalex.org/W2081125524","https://openalex.org/W2102840382","https://openalex.org/W2106486935","https://openalex.org/W2122385695","https://openalex.org/W2154689013","https://openalex.org/W2154879512"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2898989424","https://openalex.org/W4293159259","https://openalex.org/W1494152240","https://openalex.org/W1030357071","https://openalex.org/W2171888576","https://openalex.org/W4238754064","https://openalex.org/W2188534734","https://openalex.org/W1981423095","https://openalex.org/W2140144029"],"abstract_inverted_index":{"As":[0],"new":[1,37,59],"nonvolatile":[2,38,60,81,112],"memory":[3,72,113],"technologies":[4],"become":[5],"increasingly":[6],"mature,":[7],"there":[8],"has":[9],"been":[10,130],"a":[11,69,140],"growing":[12],"interest":[13],"on":[14],"investigating":[15],"their":[16],"use":[17,87,110],"in":[18],"future":[19,32],"field-programmable":[20],"gate":[21],"arrays":[22],"(FPGAs).":[23],"Similar":[24],"to":[25,40,133],"existing":[26],"FPGAs":[27,33,84],"with":[28,47],"embedded":[29,80,111],"Flash":[30],"memory,":[31],"can":[34,105],"embed":[35],"these":[36],"memories":[39],"persistently":[41],"store":[42],"configuration":[43,61,92,117],"data.":[44],"By":[45],"comparing":[46],"prior":[48],"work,":[49],"we":[50,109],"first":[51],"propose":[52],"the":[53,135],"more":[54],"appropriate":[55],"design":[56,75,141],"style":[57],"for":[58,91],"data":[62,93,118],"storage":[63,94,119],"memory.":[64,82],"Moreover,":[65],"this":[66],"brief":[67],"studies":[68],"dynamic":[70],"random-access":[71],"(DRAM)-based":[73],"FPGA":[74,116],"strategy":[76],"enabled":[77],"by":[78],"high-density":[79],"Existing":[83],"do":[85],"not":[86],"on-chip":[88,123],"DRAM":[89,97,101,124],"cells":[90],"mainly":[95],"because":[96],"self-refresh":[98],"involves":[99],"destructive":[100],"read.":[102],"This":[103],"problem":[104],"be":[106],"solved,":[107],"if":[108],"as":[114],"primary":[115],"and":[120,127],"externally":[121],"refresh":[122],"cells.":[125],"Analysis":[126],"simulations":[128],"have":[129],"carried":[131],"out":[132],"demonstrate":[134],"potential":[136],"advantages":[137],"of":[138],"such":[139],"strategy.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}