{"id":"https://openalex.org/W1988674287","doi":"https://doi.org/10.1109/tvlsi.2012.2195689","title":"Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes","display_name":"Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes","publication_year":2012,"publication_date":"2012-05-29","ids":{"openalex":"https://openalex.org/W1988674287","doi":"https://doi.org/10.1109/tvlsi.2012.2195689","mag":"1988674287"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2195689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2195689","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067631851","display_name":"Feng Liang","orcid":"https://orcid.org/0000-0002-9393-6224"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Feng Liang","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101861149","display_name":"Luwen Zhang","orcid":"https://orcid.org/0000-0003-3576-6252"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Luwen Zhang","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029535650","display_name":"Shaochong Lei","orcid":"https://orcid.org/0000-0002-4214-6863"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaochong Lei","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088739970","display_name":"Guohe Zhang","orcid":"https://orcid.org/0000-0001-8092-8009"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guohe Zhang","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089037315","display_name":"Kaile Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaile Gao","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100644629","display_name":"Bin Liang","orcid":"https://orcid.org/0000-0002-7163-345X"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Liang","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xian, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Xi'an JiaoTong Univ., Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5067631851"],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":3.1906,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.91502717,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"21","issue":"4","first_page":"614","last_page":"623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5459538698196411},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5428786873817444},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5280395746231079},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5249019861221313},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5142757296562195},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5031644701957703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46861371397972107},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4356255531311035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4281460642814636},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.41316843032836914},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.371524453163147},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27486753463745117},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.26087334752082825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24043497443199158},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13466250896453857},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08164763450622559}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5459538698196411},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5428786873817444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5280395746231079},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5249019861221313},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5142757296562195},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5031644701957703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46861371397972107},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4356255531311035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4281460642814636},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.41316843032836914},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.371524453163147},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27486753463745117},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26087334752082825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24043497443199158},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13466250896453857},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08164763450622559},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2195689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2195689","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1540427222","https://openalex.org/W1628577686","https://openalex.org/W1968188056","https://openalex.org/W1987649265","https://openalex.org/W1988614986","https://openalex.org/W2000179366","https://openalex.org/W2097811750","https://openalex.org/W2103810183","https://openalex.org/W2114980975","https://openalex.org/W2119691242","https://openalex.org/W2126641963","https://openalex.org/W2131503189","https://openalex.org/W2131943868","https://openalex.org/W2132881562","https://openalex.org/W2133640956","https://openalex.org/W2136204789","https://openalex.org/W2139356796","https://openalex.org/W2141866079","https://openalex.org/W2146893269","https://openalex.org/W2149690470","https://openalex.org/W2154421641","https://openalex.org/W2159790362","https://openalex.org/W2497555727","https://openalex.org/W3014113159","https://openalex.org/W4237509200","https://openalex.org/W6642404424","https://openalex.org/W6683212291"],"related_works":["https://openalex.org/W2129851282","https://openalex.org/W2060366923","https://openalex.org/W2119351822","https://openalex.org/W3140571500","https://openalex.org/W1993653991","https://openalex.org/W2129591317","https://openalex.org/W2154529098","https://openalex.org/W2019719714","https://openalex.org/W3131178091","https://openalex.org/W1972427965"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,21,28,40,48,81,142],"novel":[4],"test":[5,116,132,155],"pattern":[6],"generator":[7],"(TPG)":[8],"for":[9,141],"built-in":[10],"self-test.":[11],"Our":[12],"method":[13],"generates":[14],"multiple":[15],"single-input":[16],"change":[17],"(MSIC)":[18],"vectors":[19],"in":[20],"pattern,":[22],"i.e.,":[23],"each":[24],"vector":[25],"applied":[26],"to":[27,46,59,72,79],"scan":[29,143],"chain":[30],"is":[31,57,69],"an":[32],"SIC":[33,42],"vector.":[34],"A":[35,67],"reconfigurable":[36],"Johnson":[37],"counter":[38,43],"and":[39,63,74,78,101,112,134],"scalable":[41],"are":[44,120],"developed":[45,71],"generate":[47],"class":[49,82],"of":[50,83,98,108],"minimum":[51],"transition":[52,104],"sequences.":[53,85],"The":[54,106],"proposed":[55],"TPG":[56],"flexible":[58],"both":[60],"the":[61,64,76,90,95,109,113,148,154],"test-per-clock":[62],"test-per-scan":[65],"schemes.":[66],"theory":[68],"also":[70,146],"represent":[73],"analyze":[75],"sequences":[77,93],"extract":[80],"MSIC":[84,92,129],"Analysis":[86],"results":[87,123],"show":[88],"that":[89,128],"produced":[91],"have":[94],"favorable":[96],"features":[97],"uniform":[99],"distribution":[100],"low":[102],"input":[103],"density.":[105],"performances":[107],"designed":[110],"TPGs":[111],"circuits":[114],"under":[115],"with":[117,124],"45":[118],"nm":[119],"evaluated.":[121],"Simulation":[122],"ISCAS":[125],"benchmarks":[126],"demonstrate":[127],"can":[130],"save":[131],"power":[133],"impose":[135],"no":[136],"more":[137],"than":[138],"7.5%":[139],"overhead":[140],"design.":[144],"It":[145],"achieves":[147],"target":[149],"fault":[150],"coverage":[151],"without":[152],"increasing":[153],"length.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}