{"id":"https://openalex.org/W2164610260","doi":"https://doi.org/10.1109/tvlsi.2012.2194171","title":"The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures","display_name":"The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures","publication_year":2012,"publication_date":"2012-04-27","ids":{"openalex":"https://openalex.org/W2164610260","doi":"https://doi.org/10.1109/tvlsi.2012.2194171","mag":"2164610260"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2194171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2194171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081452934","display_name":"David B. Thomas","orcid":"https://orcid.org/0000-0002-9671-0917"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David B. Thomas","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":2.996,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.92586504,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"21","issue":"4","first_page":"761","last_page":"770"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8462053537368774},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.822570264339447},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7897630333900452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7647653818130493},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.6078952550888062},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.5943273305892944},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.5135495662689209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4857400059700012},{"id":"https://openalex.org/keywords/exclusive-or","display_name":"Exclusive or","score":0.44973814487457275},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42600488662719727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4064404368400574},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24942705035209656},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23217922449111938},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09019768238067627}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8462053537368774},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.822570264339447},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7897630333900452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7647653818130493},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.6078952550888062},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.5943273305892944},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.5135495662689209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4857400059700012},{"id":"https://openalex.org/C35898486","wikidata":"https://www.wikidata.org/wiki/Q498186","display_name":"Exclusive or","level":3,"score":0.44973814487457275},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42600488662719727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4064404368400574},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24942705035209656},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23217922449111938},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09019768238067627}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2194171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2194171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.310.565","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.310.565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~wl/papers/13/tvlsi13dt1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3007638187","display_name":null,"funder_award_id":"EP/D062322/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1986517320","https://openalex.org/W1992744057","https://openalex.org/W2044204139","https://openalex.org/W2061364950","https://openalex.org/W2088916565","https://openalex.org/W2095595785","https://openalex.org/W2111433785","https://openalex.org/W2115502894","https://openalex.org/W2142962681","https://openalex.org/W2151439684","https://openalex.org/W2175102988"],"related_works":["https://openalex.org/W2590234590","https://openalex.org/W2937770438","https://openalex.org/W2097492861","https://openalex.org/W2900709400","https://openalex.org/W2991969913","https://openalex.org/W1971225104","https://openalex.org/W2616077188","https://openalex.org/W2195148471","https://openalex.org/W2344504495","https://openalex.org/W2164610260"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"array":[2],"(FPGA)":[3],"optimized":[4],"random":[5],"number":[6],"generators":[7,110,154],"(RNGs)":[8],"are":[9,37],"more":[10],"resource-efficient":[11],"than":[12],"software-optimized":[13],"RNGs":[14,94,128],"because":[15],"they":[16,36],"can":[17,111],"take":[18],"advantage":[19,58],"of":[20,49,59,74,144],"bitwise":[21,60],"operations":[22,62],"and":[23,63,95,155],"FPGA-specific":[24],"features.":[25],"However,":[26],"it":[27],"is":[28],"difficult":[29],"to":[30,66,84,103,132],"concisely":[31],"describe":[32],"FPGA-optimized":[33,86],"RNGs,":[34,99],"so":[35],"not":[38],"commonly":[39],"used":[40],"in":[41,135],"real-world":[42],"designs.":[43],"This":[44,77],"paper":[45],"describes":[46],"a":[47,53,79,116],"type":[48],"FPGA":[50],"RNG":[51],"called":[52],"LUT-SR":[54,109,127],"RNG,":[55],"which":[56],"takes":[57],"xor":[61],"the":[64,89,104],"ability":[65],"turn":[67],"lookup":[68],"tables":[69],"(LUTs)":[70],"into":[71],"shift":[72],"registers":[73],"varying":[75],"lengths.":[76],"provides":[78],"good":[80],"resource-quality":[81],"balance":[82],"compared":[83],"previous":[85,90],"generators,":[87],"between":[88],"high-resource":[91],"high-period":[92],"LUT-FIFO":[93],"low-resource":[96],"low-quality":[97],"LUT-OPT":[98],"with":[100,129],"quality":[101],"comparable":[102],"best":[105],"software":[106],"generators.":[107],"The":[108],"also":[112],"be":[113,133],"expressed":[114],"using":[115],"simple":[117],"C++":[118],"algorithm":[119],"contained":[120],"within":[121],"this":[122,136],"paper,":[123,137],"allowing":[124],"60":[125],"fully-specified":[126],"different":[130],"characteristics":[131],"embedded":[134],"backed":[138],"up":[139],"by":[140],"an":[141],"online":[142],"set":[143],"very":[145],"high":[146],"speed":[147],"integrated":[148],"circuit":[149],"hardware":[150],"description":[151],"language":[152],"(VHDL)":[153],"test":[156],"benches.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}