{"id":"https://openalex.org/W2073039296","doi":"https://doi.org/10.1109/tvlsi.2012.2190535","title":"Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops","display_name":"Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops","publication_year":2012,"publication_date":"2012-04-12","ids":{"openalex":"https://openalex.org/W2073039296","doi":"https://doi.org/10.1109/tvlsi.2012.2190535","mag":"2073039296"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2190535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2190535","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016140493","display_name":"Ya-Ting Shyu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Ting Shyu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091146878","display_name":"Jai-Ming Lin","orcid":"https://orcid.org/0000-0001-8637-2144"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jai-Ming Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025947074","display_name":"Chun-Po Huang","orcid":"https://orcid.org/0000-0002-7264-680X"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Po Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069502289","display_name":"Cheng-Wu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wu Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113785562","display_name":"Ying-Zu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Zu Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102009274","display_name":"Soon-Jyh Chang","orcid":"https://orcid.org/0000-0001-7578-9745"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Soon-Jyh Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.7463,"has_fulltext":false,"cited_by_count":77,"citation_normalized_percentile":{"value":0.96414788,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"21","issue":"4","first_page":"624","last_page":"635"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.8303811550140381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6138364672660828},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5433545708656311},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5339333415031433},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5175801515579224},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4907594621181488},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4661100506782532},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43921077251434326},{"id":"https://openalex.org/keywords/flip","display_name":"Flip","score":0.42698436975479126},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32819315791130066},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27894455194473267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18457278609275818}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.8303811550140381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6138364672660828},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5433545708656311},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5339333415031433},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5175801515579224},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4907594621181488},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4661100506782532},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43921077251434326},{"id":"https://openalex.org/C2776591724","wikidata":"https://www.wikidata.org/wiki/Q5459651","display_name":"Flip","level":3,"score":0.42698436975479126},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32819315791130066},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27894455194473267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18457278609275818},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C190283241","wikidata":"https://www.wikidata.org/wiki/Q14599311","display_name":"Apoptosis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2012.2190535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2190535","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.675.380","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.675.380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://sscas.ee.ncku.edu.tw/web/files/journal/2013TVLSI_An_Effective_and_Efficient_Approach_for_Power_Reduction_by_Using_Multi-Bit_Flip-Flops.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2116007667","https://openalex.org/W2146141391","https://openalex.org/W2150499679","https://openalex.org/W2150547314","https://openalex.org/W2156849124","https://openalex.org/W2171125334","https://openalex.org/W2788702736","https://openalex.org/W4245154887"],"related_works":["https://openalex.org/W221087158","https://openalex.org/W2915471777","https://openalex.org/W318263151","https://openalex.org/W3032425875","https://openalex.org/W2013870538","https://openalex.org/W2079261375","https://openalex.org/W2413132533","https://openalex.org/W2497152992","https://openalex.org/W2032201261","https://openalex.org/W1967921351"],"abstract_inverted_index":{"Power":[0],"has":[1],"become":[2],"a":[3,21,25,64,82,103,114,119],"burning":[4],"issue":[5],"in":[6],"modern":[7,11],"VLSI":[8],"design.":[9],"In":[10,181],"integrated":[12],"circuits,":[13],"the":[14,46,49,53,71,128,132,152,163,175,182,203],"power":[15,31,126,171,204],"consumed":[16],"by":[17,33,113,172],"clocking":[18],"gradually":[19],"takes":[20,195],"dominant":[22],"part.":[23],"Given":[24],"design,":[26],"we":[27,74,80,98,117],"can":[28,90,206],"reduce":[29],"its":[30],"consumption":[32],"replacing":[34],"some":[35],"flip-flops":[36,88,111,201],"with":[37,70],"fewer":[38],"multi-bit":[39],"flip-flops.":[40,124],"However,":[41],"this":[42],"procedure":[43],"may":[44],"affect":[45],"performance":[47],"of":[48,110,130,141,155],"original":[50],"circuit.":[51],"Hence,":[52],"flip-flop":[54],"replacement":[55],"without":[56],"timing":[57],"and":[58,93,174,202],"placement":[59],"capacity":[60],"constraints":[61],"violation":[62],"becomes":[63],"quite":[65],"complex":[66],"problem.":[67],"To":[68],"deal":[69],"difficulty":[72],"efficiently,":[73],"have":[75],"proposed":[76],"several":[77],"techniques.":[78],"First,":[79],"perform":[81],"co-ordinate":[83],"transformation":[84],"to":[85,101,106,122,162,199],"identify":[86],"those":[87],"that":[89],"be":[91],"merged":[92],"their":[94],"legal":[95],"regions.":[96],"Besides,":[97],"show":[99],"how":[100],"build":[102],"combination":[104],"table":[105],"enumerate":[107],"possible":[108],"combinations":[109],"provided":[112],"library.":[115],"Finally,":[116],"use":[118],"hierarchical":[120],"way":[121],"merge":[123],"Besides":[125],"reduction,":[127],"objective":[129],"minimizing":[131],"total":[133],"wirelength":[134],"is":[135,144,178],"also":[136],"considered.":[137],"The":[138],"time":[139,177],"complexity":[140,154],"our":[142,166,192],"algorithm":[143,167,193],"\u0398(n":[145,156],"<sup":[146,157],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[147,158],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1.12</sup>":[148],")":[149],"less":[150],"than":[151],"empirical":[153],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[159],").":[160],"According":[161],"experimental":[164],"results,":[165],"significantly":[168],"reduces":[169],"clock":[170],"20-30%":[173],"running":[176],"very":[179],"short.":[180],"largest":[183],"test":[184],"case,":[185],"which":[186],"contains":[187],"1":[188],"700":[189],"000":[190],"flip-flops,":[191],"only":[194],"about":[196],"5":[197],"min":[198],"replace":[200],"reduction":[205],"achieve":[207],"21%.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}