{"id":"https://openalex.org/W2136656113","doi":"https://doi.org/10.1109/tvlsi.2012.2189423","title":"Constant Delay Logic Style","display_name":"Constant Delay Logic Style","publication_year":2012,"publication_date":"2012-03-13","ids":{"openalex":"https://openalex.org/W2136656113","doi":"https://doi.org/10.1109/tvlsi.2012.2189423","mag":"2136656113"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2189423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2189423","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069007377","display_name":"Pierce Chuang","orcid":"https://orcid.org/0000-0001-5850-7048"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Pierce Chuang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432958","display_name":"David Li","orcid":"https://orcid.org/0000-0002-6401-4263"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"David Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Qualcomm, Inc., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Qualcomm, Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069007377"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":3.9281,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.94082129,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"21","issue":"3","first_page":"554","last_page":"565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.7648546695709229},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7085955142974854},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.638776957988739},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6249348521232605},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.6218751072883606},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6168677806854248},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6144378185272217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6006981134414673},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.593453049659729},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5207583904266357},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5086563229560852},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4977588951587677},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4773052930831909},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.43089789152145386},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4251660704612732},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4032686948776245},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2813396751880646},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27705904841423035},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23813053965568542},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16245955228805542},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11188158392906189},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09791332483291626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09026730060577393},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07593747973442078},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07515272498130798},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0643797218799591}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.7648546695709229},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7085955142974854},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.638776957988739},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6249348521232605},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.6218751072883606},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6168677806854248},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6144378185272217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6006981134414673},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.593453049659729},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5207583904266357},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5086563229560852},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4977588951587677},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4773052930831909},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.43089789152145386},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4251660704612732},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4032686948776245},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2813396751880646},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27705904841423035},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23813053965568542},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16245955228805542},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11188158392906189},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09791332483291626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09026730060577393},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07593747973442078},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07515272498130798},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0643797218799591},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2189423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2189423","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1491093261","https://openalex.org/W1518236483","https://openalex.org/W1661368752","https://openalex.org/W2017306469","https://openalex.org/W2039473024","https://openalex.org/W2053325738","https://openalex.org/W2063907186","https://openalex.org/W2088115909","https://openalex.org/W2104869059","https://openalex.org/W2105036161","https://openalex.org/W2108971405","https://openalex.org/W2131107384","https://openalex.org/W2131862714","https://openalex.org/W2133247319","https://openalex.org/W2133916137","https://openalex.org/W2134515835","https://openalex.org/W2136910418","https://openalex.org/W2141849037","https://openalex.org/W2161671546","https://openalex.org/W2294732407","https://openalex.org/W2789135052","https://openalex.org/W2799021030","https://openalex.org/W3149199860","https://openalex.org/W4210341450","https://openalex.org/W4212961314","https://openalex.org/W6675530144","https://openalex.org/W6793609228"],"related_works":["https://openalex.org/W2118487491","https://openalex.org/W925518573","https://openalex.org/W2991771859","https://openalex.org/W2005207162","https://openalex.org/W4388759188","https://openalex.org/W2082591327","https://openalex.org/W2171918386","https://openalex.org/W2158157809","https://openalex.org/W321873635","https://openalex.org/W2136656113"],"abstract_inverted_index":{"A":[0],"constant":[1],"delay":[2],"(CD)":[3],"logic":[4,21,26,34,40,69,97,116,128,142,156,173],"style":[5,22],"is":[6,48,57,129],"proposed":[7,96],"in":[8,31,71,113,162],"this":[9,20],"paper,":[10],"targeting":[11],"at":[12,157,179],"full-custom":[13],"high-speed":[14],"applications.":[15],"The":[16],"CD":[17,39,127,141,172],"characteristic":[18,44],"of":[19,24,102,120],"regardless":[23],"the":[25,46,51,54,95,135],"type":[27],"makes":[28],"it":[29],"suitable":[30],"implementing":[32],"complicated":[33],"expressions":[35],"such":[36],"as":[37],"addition.":[38],"exhibits":[41],"a":[42,72,175],"unique":[43],"where":[45],"output":[47],"pre-evaluated":[49],"before":[50],"inputs":[52],"from":[53,154],"preceding":[55],"stage":[56],"ready.":[58],"This":[59],"feature":[60],"offers":[61],"performance":[62],"advantage":[63],"over":[64,106],"static":[65,107,136,155],"and":[66,85,104,108,131,137,147],"dynamic":[67,109],"domino":[68,110],"styles":[70],"single-cycle":[73],"multistage":[74],"circuit":[75],"block.":[76],"Several":[77],"design":[78],"considerations":[79],"including":[80],"timing":[81],"window":[82],"width":[83],"adjustment":[84],"clock":[86],"distribution":[87],"are":[88],"discussed.":[89],"Using":[90],"65-nm":[91],"general-purpose":[92],"CMOS":[93],"technology,":[94],"demonstrates":[98,144],"an":[99],"average":[100],"speedup":[101,146,177],"94%":[103],"56%":[105],"logic,":[111],"respectively,":[112],"five":[114],"different":[115],"gates.":[117],"Simulation":[118],"results":[119],"8-bit":[121,168],"ripple":[122],"carry":[123,164],"adders":[124],"show":[125],"that":[126],"39%":[130,145],"23%":[132],"faster":[133],"than":[134],"dynamic-based":[138],"adders,":[139],"respectively.":[140],"also":[143],"64%":[148],"(22%)":[149],"energy-delay":[150],"product":[151],"(EDP)":[152],"reduction":[153,183],"100%":[158],"(10%)":[159],"data":[160,186],"activity":[161],"32-bit":[163],"lookahead":[165],"adders.":[166],"For":[167],"Wallace":[169],"tree":[170],"multiplier,":[171],"achieves":[174],"similar":[176],"with":[178],"least":[180],"50%":[181],"EDP":[182],"across":[184],"all":[185],"activities.":[187]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}