{"id":"https://openalex.org/W2088853572","doi":"https://doi.org/10.1109/tvlsi.2012.2188656","title":"A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor","display_name":"A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor","publication_year":2012,"publication_date":"2012-04-11","ids":{"openalex":"https://openalex.org/W2088853572","doi":"https://doi.org/10.1109/tvlsi.2012.2188656","mag":"2088853572"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2188656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2188656","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111840518","display_name":"Sewook Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sewook Hwang","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea","[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035835110","display_name":"Kyeong Min Kim","orcid":"https://orcid.org/0000-0002-5414-4339"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyeong-Min Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea","[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110154445","display_name":"Jungmoon Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungmoon Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea","[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005365762","display_name":"Seon Wook Kim","orcid":"https://orcid.org/0000-0001-6555-1741"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seon Wook Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea","[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea","[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111840518"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":2.2095,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88838863,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"3","first_page":"575","last_page":"579"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.852591872215271},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8288270831108093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5550061464309692},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49812841415405273},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.496025413274765},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.44202062487602234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43751978874206543},{"id":"https://openalex.org/keywords/system-time","display_name":"System time","score":0.43036991357803345},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4297761917114258},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4109806716442108},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37523597478866577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3508915305137634},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34915900230407715},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3103889226913452},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22500857710838318},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1505124866962433}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.852591872215271},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8288270831108093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5550061464309692},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49812841415405273},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.496025413274765},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.44202062487602234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43751978874206543},{"id":"https://openalex.org/C192082776","wikidata":"https://www.wikidata.org/wiki/Q7663751","display_name":"System time","level":3,"score":0.43036991357803345},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4297761917114258},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4109806716442108},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37523597478866577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3508915305137634},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34915900230407715},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3103889226913452},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22500857710838318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1505124866962433}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2188656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2188656","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2005421687","https://openalex.org/W2036748502","https://openalex.org/W2041727850","https://openalex.org/W2069217703","https://openalex.org/W2086447087","https://openalex.org/W2111053525","https://openalex.org/W2128446766","https://openalex.org/W2131655304","https://openalex.org/W2137300866","https://openalex.org/W2165226696","https://openalex.org/W2544113719","https://openalex.org/W2788760024","https://openalex.org/W6729291128"],"related_works":["https://openalex.org/W2124909075","https://openalex.org/W2139338465","https://openalex.org/W2151256709","https://openalex.org/W4238381000","https://openalex.org/W2169618112","https://openalex.org/W1607003253","https://openalex.org/W2377552037","https://openalex.org/W2147289961","https://openalex.org/W2183806466","https://openalex.org/W2236173708"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,54,116],"low-jitter":[4],"delay-locked":[5],"loop":[6],"(DLL)-based":[7],"clock":[8,24,29,112],"generator":[9,25,113],"for":[10],"dynamic":[11],"frequency":[12],"scaling":[13],"in":[14,71,86,115],"the":[15,27,37,42,45,65,72,77,83,87],"extendable":[16],"instruction":[17],"set":[18],"computing":[19],"(EISC)":[20],"processor.":[21,47],"The":[22,48,91,110],"DLL-based":[23],"provides":[26],"system":[28],"with":[30,57],"frequencies":[31],"of":[32,36,44,98,104,124],"0.5\u00d7":[33],"to":[34,41,82],"8\u00d7":[35],"reference":[38],"clock,":[39],"according":[40],"workload":[43],"EISC":[46],"proposed":[49],"analog":[50],"self-calibration":[51],"method":[52],"and":[53,76,101,130],"phase":[55,79],"detector":[56],"an":[58,121],"auxiliary":[59],"charge":[60,88],"pump":[61],"can":[62],"effectively":[63],"reduce":[64],"delay":[66,69,74],"mismatch":[67,85],"between":[68],"cells":[70],"voltage-controlled":[73],"line":[75],"static":[78],"offset":[80],"due":[81],"current":[84],"pump,":[89],"respectively.":[90],"self-calibrated":[92],"output":[93],"waveform":[94],"exhibits":[95],"9.7":[96],"ps":[97,103],"RMS":[99],"jitter":[100,106],"73.7":[102],"peak-to-peak":[105],"at":[107],"120":[108],"MHz.":[109],"prototype":[111],"implemented":[114],"0.18-\u03bcm":[117],"CMOS":[118],"process":[119],"occupies":[120],"active":[122],"area":[123],"0.27":[125],"mm":[126],"<sup":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[129],"consumes":[131],"15.56":[132],"mA.":[133]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}