{"id":"https://openalex.org/W2145442218","doi":"https://doi.org/10.1109/tvlsi.2012.2187224","title":"A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology","display_name":"A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology","publication_year":2012,"publication_date":"2012-03-08","ids":{"openalex":"https://openalex.org/W2145442218","doi":"https://doi.org/10.1109/tvlsi.2012.2187224","mag":"2145442218"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2187224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2187224","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050298468","display_name":"Sebastian H\u00f6ppner","orcid":"https://orcid.org/0000-0002-9938-2736"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Hoppner","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015001805","display_name":"Holger Eisenreich","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Eisenreich","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109137797","display_name":"Stephan Henker","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stephan Henker","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091157874","display_name":"Dennis Walter","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dennis Walter","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059380044","display_name":"Georg Ellguth","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Georg Ellguth","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ren\u00e9 Schuffny","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuromorphic Circuits at the Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Inf. Technol., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.7008,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.90993772,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"21","issue":"3","first_page":"566","last_page":"570"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7966830730438232},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6100669503211975},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6021797060966492},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5830206871032715},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5780576467514038},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5745922327041626},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.56315016746521},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5481514930725098},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.47789156436920166},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4560418725013733},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.427001416683197},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4221063256263733},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4163852334022522},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3895685374736786},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3132043480873108},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28071534633636475},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2738792300224304},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24329322576522827},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15661561489105225},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.14765718579292297},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11242103576660156}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7966830730438232},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6100669503211975},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6021797060966492},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5830206871032715},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5780576467514038},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5745922327041626},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.56315016746521},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5481514930725098},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.47789156436920166},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4560418725013733},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.427001416683197},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4221063256263733},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4163852334022522},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3895685374736786},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3132043480873108},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28071534633636475},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2738792300224304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24329322576522827},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15661561489105225},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.14765718579292297},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11242103576660156}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2187224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2187224","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1536916258","https://openalex.org/W1715026339","https://openalex.org/W1974027339","https://openalex.org/W1975856998","https://openalex.org/W1985354567","https://openalex.org/W2009388165","https://openalex.org/W2055913428","https://openalex.org/W2098317737","https://openalex.org/W2101448097","https://openalex.org/W2102596261","https://openalex.org/W2105386586","https://openalex.org/W2108185796","https://openalex.org/W2108458508","https://openalex.org/W2115611348","https://openalex.org/W2116175063","https://openalex.org/W2117618584","https://openalex.org/W2117746843","https://openalex.org/W2119143324","https://openalex.org/W2119866965","https://openalex.org/W2126193422","https://openalex.org/W2126394559","https://openalex.org/W2127444466","https://openalex.org/W2129779237","https://openalex.org/W2145015226","https://openalex.org/W2147460185","https://openalex.org/W2154332266","https://openalex.org/W2159747318","https://openalex.org/W2170314462","https://openalex.org/W2170329515","https://openalex.org/W6664561192","https://openalex.org/W6677377052","https://openalex.org/W6681530876"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2169622190","https://openalex.org/W2224788396","https://openalex.org/W3013924136","https://openalex.org/W2151256709","https://openalex.org/W4238381000","https://openalex.org/W2615366277","https://openalex.org/W2143420037","https://openalex.org/W2139338465","https://openalex.org/W2119143324"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,54],"all-digital":[4],"phase-locked":[5],"loop":[6],"(ADPLL)":[7],"clock":[8,59,83,97,115],"generator":[9],"for":[10,44,87,102,117],"globally":[11],"asynchronous":[12],"locally":[13],"synchronous":[14],"(GALS)":[15],"multiprocessor":[16],"systems-on-chip":[17],"(MPSoCs).":[18],"With":[19],"its":[20],"low":[21],"power":[22,46],"consumption":[23],"of":[24,32,128],"2.7":[25],"mW":[26],"and":[27,79],"ultra":[28],"small":[29],"chip":[30],"area":[31],"0.0078":[33],"mm":[34],"<sup":[35],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[37],"it":[38,92],"can":[39,109],"be":[40,110],"instantiated":[41],"per":[42],"core":[43,63],"fine-grained":[45],"management":[47],"like":[48],"DVFS.":[49],"It":[50],"is":[51],"based":[52],"on":[53],"ADPLL":[55],"providing":[56],"a":[57,94,134],"multiphase":[58],"signal":[60],"from":[61,65],"which":[62],"frequencies":[64,108],"83":[66],"to":[67,99],"666":[68],"MHz":[69],"with":[70],"50%":[71],"duty":[72],"cycle":[73,116],"are":[74],"generated":[75],"by":[76,133],"phase":[77],"rotation":[78],"frequency":[80,120],"division.":[81],"The":[82,123],"meets":[84],"the":[85],"specification":[86],"DDR2/DDR3":[88],"memory":[89],"interfaces.":[90],"Additionally,":[91],"provides":[93],"dedicated":[95],"high-speed":[96],"up":[98],"4":[100],"GHz":[101],"serial":[103],"network-on-chip":[104],"data":[105],"links.":[106],"Core":[107],"changed":[111],"arbitrarily":[112],"within":[113],"one":[114],"fast":[118],"dynamic":[119],"scaling":[121],"applications.":[122],"performance":[124],"including":[125],"statistical":[126],"analysis":[127],"mismatch":[129],"has":[130],"been":[131],"verified":[132],"prototype":[135],"in":[136],"65-nm":[137],"CMOS":[138],"technology.":[139]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}