{"id":"https://openalex.org/W2001489750","doi":"https://doi.org/10.1109/tvlsi.2012.2184310","title":"Low Complexity Out-of-Order Issue Logic Using Static Circuits","display_name":"Low Complexity Out-of-Order Issue Logic Using Static Circuits","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2001489750","doi":"https://doi.org/10.1109/tvlsi.2012.2184310","mag":"2001489750"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2012.2184310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2184310","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087095019","display_name":"Siddhesh S. Mhambrey","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddhesh S. Mhambrey","raw_affiliation_strings":["School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. Comput. & Energy Eng, Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. Comput. & Energy Eng, Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043807372","display_name":"Satendra Kumar Maurya","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satendra K. Maurya","raw_affiliation_strings":["School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. Comput. & Energy Eng, Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. Comput. & Energy Eng, Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. Comput. & Energy Eng, Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. Comput. & Energy Eng, Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07570222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"21","issue":"2","first_page":"380","last_page":"384"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7049621343612671},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.6281871199607849},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5460342168807983},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5437853932380676},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5269359350204468},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5267890095710754},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.497391015291214},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4701661765575409},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4397130608558655},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43687495589256287},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.42189183831214905},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4104343056678772},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40675127506256104},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38379353284835815},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.336341917514801},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2955993413925171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21877530217170715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21419230103492737},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18191856145858765},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10013025999069214},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06589344143867493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7049621343612671},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.6281871199607849},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5460342168807983},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5437853932380676},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5269359350204468},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5267890095710754},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.497391015291214},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4701661765575409},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4397130608558655},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43687495589256287},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.42189183831214905},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4104343056678772},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40675127506256104},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38379353284835815},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.336341917514801},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2955993413925171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21877530217170715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21419230103492737},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18191856145858765},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10013025999069214},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06589344143867493}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2012.2184310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2012.2184310","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W164935869","https://openalex.org/W194947551","https://openalex.org/W1492601037","https://openalex.org/W1499323045","https://openalex.org/W1504515107","https://openalex.org/W1555915743","https://openalex.org/W1824844439","https://openalex.org/W1852301081","https://openalex.org/W1987292323","https://openalex.org/W1991010395","https://openalex.org/W2081956993","https://openalex.org/W2112841617","https://openalex.org/W2131556574","https://openalex.org/W2134740400","https://openalex.org/W2135183949","https://openalex.org/W2140782438","https://openalex.org/W2159617380","https://openalex.org/W2161864047","https://openalex.org/W2247862432","https://openalex.org/W2266356199","https://openalex.org/W2407126676","https://openalex.org/W2416764330","https://openalex.org/W4245631385","https://openalex.org/W4250273581","https://openalex.org/W6680931953"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2096007426","https://openalex.org/W2789662562","https://openalex.org/W2152533674","https://openalex.org/W2077986289","https://openalex.org/W4231839681","https://openalex.org/W2991771859","https://openalex.org/W2356714888","https://openalex.org/W2006855068","https://openalex.org/W2810170748"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,28,74],"single-cycle":[4],"issue":[5,49,57],"queue":[6,30,58],"circuit":[7,67],"architecture":[8],"that":[9,31],"simplifies":[10],"the":[11,50],"wakeup":[12],"and":[13,20,44,59],"selection":[14],"logic":[15,61],"is":[16],"proposed.":[17],"The":[18,37,55],"micro-architecture":[19],"fully":[21],"static":[22],"CMOS":[23],"circuits":[24],"are":[25,40],"presented":[26],"for":[27],"32-entry":[29],"issues":[32],"four":[33,51],"instructions":[34],"per":[35],"cycle.":[36],"instruction-ready":[38],"signals":[39],"divided":[41],"into":[42],"groups":[43],"processed":[45],"in":[46,73],"parallel":[47],"to":[48],"oldest":[52],"ready":[53],"instructions.":[54],"complete":[56],"prioritization":[60],"requires":[62],"20":[63],"inversions,":[64],"allowing":[65],"simulated":[66],"operation":[68],"at":[69],"over":[70],"4":[71],"GHz":[72],"foundry":[75],"45":[76],"nm":[77],"SOI":[78],"fabrication":[79],"process.":[80]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}