{"id":"https://openalex.org/W2138233828","doi":"https://doi.org/10.1109/tvlsi.2011.2174166","title":"High Speed Architectures for Finding the First two Maximum/Minimum Values","display_name":"High Speed Architectures for Finding the First two Maximum/Minimum Values","publication_year":2011,"publication_date":"2011-11-28","ids":{"openalex":"https://openalex.org/W2138233828","doi":"https://doi.org/10.1109/tvlsi.2011.2174166","mag":"2138233828"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2174166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2174166","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2497944/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca G. Amaru","raw_affiliation_strings":["Dipartimento di Elettronica\u2014Politecnico di Torino, Italy","Dipt. di Elettron., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica\u2014Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111875778","display_name":"Maurizio Martina","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Dipartimento di Elettronica\u2014Politecnico di Torino, Italy","Dipt. di Elettron., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica\u2014Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Dipartimento di Elettronica\u2014Politecnico di Torino, Italy","Dipt. di Elettron., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica\u2014Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023405941"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":4.7505,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.95130596,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"20","issue":"12","first_page":"2342","last_page":"2346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.693719744682312},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6581600904464722},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.616041362285614},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5368040204048157},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4889430105686188},{"id":"https://openalex.org/keywords/radix","display_name":"Radix (gastropod)","score":0.4855444133281708},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46876686811447144},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4422236382961273},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.340593159198761},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2784527540206909},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1909569799900055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16345444321632385},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11524796485900879}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.693719744682312},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6581600904464722},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.616041362285614},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5368040204048157},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4889430105686188},{"id":"https://openalex.org/C2779091547","wikidata":"https://www.wikidata.org/wiki/Q287565","display_name":"Radix (gastropod)","level":2,"score":0.4855444133281708},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46876686811447144},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4422236382961273},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.340593159198761},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2784527540206909},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1909569799900055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16345444321632385},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11524796485900879},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2011.2174166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2174166","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:porto.polito.it:2497944","is_oa":true,"landing_page_url":"http://porto.polito.it/2497944/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2497944","is_oa":true,"landing_page_url":"http://porto.polito.it/2497944/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1552082694","https://openalex.org/W1982832652","https://openalex.org/W2022029301","https://openalex.org/W2032791864","https://openalex.org/W2046091144","https://openalex.org/W2051696074","https://openalex.org/W2096478770","https://openalex.org/W2098934168","https://openalex.org/W2109866575","https://openalex.org/W2114239009","https://openalex.org/W2127370988","https://openalex.org/W2129475459","https://openalex.org/W2156429183","https://openalex.org/W2157631244","https://openalex.org/W2159277240","https://openalex.org/W2167657277","https://openalex.org/W2170214997","https://openalex.org/W2897841942","https://openalex.org/W6674307494"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W2146343568","https://openalex.org/W2013643406","https://openalex.org/W1500978221","https://openalex.org/W2548937856","https://openalex.org/W1970364098"],"abstract_inverted_index":{"High":[0],"speed":[1],"architectures":[2,64],"for":[3],"finding":[4],"the":[5,45,62],"first":[6],"two":[7],"maximum/minimum":[8],"values":[9],"are":[10],"of":[11],"paramount":[12],"importance":[13],"in":[14],"several":[15],"applications,":[16],"including":[17],"iterative":[18],"(e.g.,":[19],"turbo":[20],"and":[21,39,50],"low-density-parity-check)":[22],"decoders.":[23],"In":[24],"this":[25],"brief,":[26],"stemming":[27],"from":[28],"a":[29,54,72],"previous":[30],"work,":[31],"based":[32],"on":[33,53],"radix-2":[34,69],"solutions,":[35],"we":[36],"propose":[37],"higher":[38],"mixed":[40],"radix":[41],"implementations":[42],"that":[43,61],"improve":[44],"architecture":[46],"latency.":[47],"Post":[48],"place":[49],"route":[51],"results":[52],"180-nm":[55],"CMOS":[56],"standard":[57],"cell":[58],"technology":[59],"show":[60],"proposed":[63],"achieve":[65],"lower":[66],"latency":[67],"than":[68],"solutions":[70],"with":[71],"moderate":[73],"area":[74],"increase.":[75]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}