{"id":"https://openalex.org/W2085442213","doi":"https://doi.org/10.1109/tvlsi.2011.2172644","title":"A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop","display_name":"A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop","publication_year":2011,"publication_date":"2011-12-03","ids":{"openalex":"https://openalex.org/W2085442213","doi":"https://doi.org/10.1109/tvlsi.2011.2172644","mag":"2085442213"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2172644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2172644","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084041151","display_name":"Kyungho Ryu","orcid":"https://orcid.org/0000-0002-0354-4797"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kyungho Ryu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100729885","display_name":"Ji Su Kim","orcid":"https://orcid.org/0000-0002-9501-9665"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Jisu Kim","raw_affiliation_strings":["QUALCOMM, Incorporated, San Diego, CA, USA","School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"QUALCOMM, Incorporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016493624","display_name":"Jiwan Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jiwan Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064984422","display_name":"Jung Pill Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]},{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]}],"countries":["GB","KR","US"],"is_corresponding":false,"raw_author_name":"Jung Pill Kim","raw_affiliation_strings":["QUALCOMM, Incorporated, San Diego, CA, USA","School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","Qualcomm Inc.  San Diego CA USA"],"affiliations":[{"raw_affiliation_string":"QUALCOMM, Incorporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Qualcomm Inc.  San Diego CA USA","institution_ids":["https://openalex.org/I19268510","https://openalex.org/I4210111675"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103061707","display_name":"Seung H. Kang","orcid":"https://orcid.org/0000-0003-4270-9918"},"institutions":[{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Seung H. Kang","raw_affiliation_strings":["QUALCOMM, Incorporated, San Diego, CA, USA","Qualcomm Inc.  San Diego CA USA"],"affiliations":[{"raw_affiliation_string":"QUALCOMM, Incorporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm Inc.  San Diego CA USA","institution_ids":["https://openalex.org/I19268510","https://openalex.org/I4210111675"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037010076","display_name":"Seong\u2010Ook Jung","orcid":"https://orcid.org/0000-0003-0757-2581"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5084041151"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":3.4908,"has_fulltext":false,"cited_by_count":60,"citation_normalized_percentile":{"value":0.93041526,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"20","issue":"11","first_page":"2044","last_page":"2053"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8199789524078369},{"id":"https://openalex.org/keywords/tunnel-magnetoresistance","display_name":"Tunnel magnetoresistance","score":0.773549497127533},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.7641617655754089},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.7133183479309082},{"id":"https://openalex.org/keywords/spintronics","display_name":"Spintronics","score":0.6338472962379456},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5455784201622009},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.47858476638793945},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4697117209434509},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4561064541339874},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4413186311721802},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4364440143108368},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4164770245552063},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41208094358444214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40654420852661133},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.36991992592811584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35873931646347046},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18783527612686157},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17753973603248596},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17698103189468384},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14158737659454346},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.11600765585899353},{"id":"https://openalex.org/keywords/condensed-matter-physics","display_name":"Condensed matter physics","score":0.08211225271224976}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8199789524078369},{"id":"https://openalex.org/C56202322","wikidata":"https://www.wikidata.org/wiki/Q1884383","display_name":"Tunnel magnetoresistance","level":3,"score":0.773549497127533},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.7641617655754089},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.7133183479309082},{"id":"https://openalex.org/C207999682","wikidata":"https://www.wikidata.org/wiki/Q258659","display_name":"Spintronics","level":3,"score":0.6338472962379456},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5455784201622009},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.47858476638793945},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4697117209434509},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4561064541339874},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4413186311721802},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4364440143108368},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4164770245552063},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41208094358444214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40654420852661133},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.36991992592811584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35873931646347046},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18783527612686157},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17753973603248596},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17698103189468384},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14158737659454346},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.11600765585899353},{"id":"https://openalex.org/C26873012","wikidata":"https://www.wikidata.org/wiki/Q214781","display_name":"Condensed matter physics","level":1,"score":0.08211225271224976},{"id":"https://openalex.org/C82217956","wikidata":"https://www.wikidata.org/wiki/Q184207","display_name":"Ferromagnetism","level":2,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2172644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2172644","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1503103436","https://openalex.org/W1969781437","https://openalex.org/W2017569700","https://openalex.org/W2046870907","https://openalex.org/W2052852883","https://openalex.org/W2060406996","https://openalex.org/W2069257560","https://openalex.org/W2077741710","https://openalex.org/W2102617527","https://openalex.org/W2105058845","https://openalex.org/W2109195618","https://openalex.org/W2110164441","https://openalex.org/W2110276925","https://openalex.org/W2113398246","https://openalex.org/W2115598106","https://openalex.org/W2118331930","https://openalex.org/W2122385695","https://openalex.org/W2122846829","https://openalex.org/W2124276471","https://openalex.org/W2138670105","https://openalex.org/W2140392630","https://openalex.org/W2140823559","https://openalex.org/W2156728623","https://openalex.org/W2159745066","https://openalex.org/W2543205889","https://openalex.org/W6683132901"],"related_works":["https://openalex.org/W2750971506","https://openalex.org/W1986713031","https://openalex.org/W2520284445","https://openalex.org/W617620178","https://openalex.org/W1528792662","https://openalex.org/W2141872534","https://openalex.org/W2136362177","https://openalex.org/W2158870714","https://openalex.org/W1978664845","https://openalex.org/W1979375376"],"abstract_inverted_index":{"Recently,":[0],"a":[1,8,12,22,94,123,129,135],"magnetic":[2],"tunnel":[3],"junction":[4],"(MTJ),":[5],"which":[6],"is":[7,55,100,110],"strong":[9],"candidate":[10],"as":[11,21],"next-generation":[13],"memory":[14,23],"element,":[15],"has":[16],"been":[17],"used":[18],"not":[19],"only":[20],"cell":[24],"but":[25],"also":[26],"in":[27,73],"spintronics":[28,53],"logic":[29,54],"because":[30],"of":[31,35,46],"its":[32],"excellent":[33],"properties":[34],"nonvolatility,":[36],"no":[37],"silicon":[38],"area":[39,138],"occupation,":[40],"and":[41,82,86,128],"CMOS":[42],"process":[43,83,115],"compatibility.":[44],"One":[45],"the":[47,52,56,77,87,141],"representative":[48],"research":[49],"areas":[50],"for":[51],"zero":[57,63],"standby":[58,64],"leakage":[59,65],"retention":[60,66,98,108,120,143],"flip-flop.":[61,144],"Conventional":[62],"flip-flops":[67],"have":[68],"several":[69],"problems,":[70],"including":[71],"difficulty":[72],"design":[74],"optimization":[75],"among":[76],"C-Q":[78,126],"delay,":[79],"sensing":[80,132],"current,":[81],"variation":[84],"tolerance,":[85],"insufficient":[88],"write":[89],"current.":[90],"In":[91],"this":[92],"paper,":[93],"new":[95],"MTJ":[96],"based":[97],"flip-flop":[99,109,121],"presented":[101],"to":[102,140],"solve":[103],"these":[104],"problems.":[105],"The":[106,118],"proposed":[107,119],"designed":[111],"using":[112],"industry-compatible":[113],"45-nm":[114],"technology":[116],"model.":[117],"achieves":[122],"41.58%":[124],"reduced":[125],"delay":[127],"67.53%":[130],"lowered":[131],"current":[133],"with":[134],"1.06%":[136],"increased":[137],"compared":[139],"previous":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}