{"id":"https://openalex.org/W2038798548","doi":"https://doi.org/10.1109/tvlsi.2011.2172229","title":"Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits","display_name":"Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits","publication_year":2011,"publication_date":"2011-12-03","ids":{"openalex":"https://openalex.org/W2038798548","doi":"https://doi.org/10.1109/tvlsi.2011.2172229","mag":"2038798548"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2172229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2172229","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086004026","display_name":"Reza Hashemian","orcid":"https://orcid.org/0000-0002-0028-7078"},"institutions":[{"id":"https://openalex.org/I102502594","display_name":"Northern Illinois University","ror":"https://ror.org/012wxa772","country_code":"US","type":"education","lineage":["https://openalex.org/I102502594"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Reza Hashemian","raw_affiliation_strings":["Department of Electrical Engineering, Northern Illinois University, DeKalb, IL, USA","Dept. of Electr. Eng., Northern Illinois Univ., Dekalb, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Northern Illinois University, DeKalb, IL, USA","institution_ids":["https://openalex.org/I102502594"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Northern Illinois Univ., Dekalb, IL, USA","institution_ids":["https://openalex.org/I102502594"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5086004026"],"corresponding_institution_ids":["https://openalex.org/I102502594"],"apc_list":null,"apc_paid":null,"fwci":0.4197,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.64871164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"12","first_page":"2220","last_page":"2231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6685910224914551},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.6623150110244751},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6275928616523743},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6022486686706543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5733376145362854},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5657913088798523},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5376236438751221},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5373363494873047},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5161045789718628},{"id":"https://openalex.org/keywords/active-load","display_name":"Active load","score":0.5103930830955505},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4723561704158783},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44129371643066406},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4335884153842926},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4146050810813904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37343770265579224},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10576358437538147}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6685910224914551},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.6623150110244751},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6275928616523743},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6022486686706543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5733376145362854},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5657913088798523},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5376236438751221},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5373363494873047},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5161045789718628},{"id":"https://openalex.org/C29760048","wikidata":"https://www.wikidata.org/wiki/Q4677562","display_name":"Active load","level":4,"score":0.5103930830955505},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4723561704158783},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44129371643066406},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4335884153842926},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4146050810813904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37343770265579224},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10576358437538147},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2172229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2172229","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W17020176","https://openalex.org/W36204966","https://openalex.org/W42717677","https://openalex.org/W629081364","https://openalex.org/W1547737720","https://openalex.org/W1555121108","https://openalex.org/W1844317615","https://openalex.org/W2013286089","https://openalex.org/W2112853140","https://openalex.org/W2127256948","https://openalex.org/W2140896444","https://openalex.org/W2150249986","https://openalex.org/W2158516325","https://openalex.org/W2162009704","https://openalex.org/W2167945371","https://openalex.org/W2169416587","https://openalex.org/W2425442423","https://openalex.org/W2476621207","https://openalex.org/W2501002243","https://openalex.org/W3021620047","https://openalex.org/W3203011645"],"related_works":["https://openalex.org/W2160122484","https://openalex.org/W2184860653","https://openalex.org/W1992627288","https://openalex.org/W2167134364","https://openalex.org/W2217307244","https://openalex.org/W2054040321","https://openalex.org/W2124484215","https://openalex.org/W4248679112","https://openalex.org/W2063787070","https://openalex.org/W1992116724"],"abstract_inverted_index":{"Design":[0],"of":[1,17,57,99],"analog":[2,95,125],"integrated":[3],"circuits":[4,85],"is":[5,12,52,79,107],"discussed":[6,109],"in":[7,83,93,110,116,120],"this":[8,111],"paper.":[9,112],"The":[10],"emphasis":[11],"on":[13],"the":[14,27,32,37,46,58,124],"biasing":[15],"design":[16,106,127],"ICs":[18],"using":[19],"Fixator-norator":[20],"pairs.":[21],"Fixators":[22],"are":[23,40,102],"used":[24,41],"to":[25,42,54],"keep":[26],"driver":[28],"transistors":[29],"biased":[30],"at":[31],"desirable":[33],"operating":[34],"points":[35],"while":[36],"pairing":[38],"norators":[39],"allocate":[43],"and":[44,104,118],"specify":[45],"bias-supporting":[47,50],"components.":[48],"A":[49,76],"component":[51,78],"shown":[53],"be":[55],"one":[56,115,119],"two":[59],"categories:":[60],"1)":[61],"a":[62,67,73,81],"DC":[63,68],"voltage":[64],"source":[65],"or":[66,71,90],"current":[69,91],"source/sink":[70],"2)":[72],"power-conducting":[74,77],"component.":[75],"typically":[80],"resistor":[82],"lumped":[84],"but":[86],"an":[87,94],"active":[88,100],"load":[89],"mirror":[92],"IC.":[96],"Three":[97],"types":[98],"loads":[101],"introduced":[103],"their":[105],"also":[108],"Two":[113],"examples,":[114],"bipolar":[117],"CMOS":[121],"technology,":[122],"demonstrate":[123],"IC":[126],"procedure.":[128]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}