{"id":"https://openalex.org/W1967025422","doi":"https://doi.org/10.1109/tvlsi.2011.2169435","title":"Towards Process Variation-Aware Power Gating","display_name":"Towards Process Variation-Aware Power Gating","publication_year":2011,"publication_date":"2011-10-25","ids":{"openalex":"https://openalex.org/W1967025422","doi":"https://doi.org/10.1109/tvlsi.2011.2169435","mag":"1967025422"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2169435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2169435","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108354033","display_name":"Chingwei Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chingwei Yeh","raw_affiliation_strings":["Electrical Engineering Department, National Chung Cheng University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102803890","display_name":"Yuanchang Chen","orcid":"https://orcid.org/0000-0002-7372-0581"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]},{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Chang Chen","raw_affiliation_strings":["Electrical Engineering Department, National Chung Cheng University, Taiwan","Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027661271","display_name":"Jinn\u2010Shyan Wang","orcid":"https://orcid.org/0000-0001-7638-0802"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jinn-Shyan Wang","raw_affiliation_strings":["Electrical Engineering Department, National Chung Cheng University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108354033"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.58099842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"11","first_page":"1929","last_page":"1937"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.8394065499305725},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6429495215415955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6220746636390686},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.6182966232299805},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5770624876022339},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5735263228416443},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5564442873001099},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5183113813400269},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.49017244577407837},{"id":"https://openalex.org/keywords/process-control","display_name":"Process control","score":0.44609832763671875},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.41306206583976746},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41017866134643555},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3938596248626709},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2666572332382202},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22067996859550476},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.20072424411773682},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17824795842170715},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17637547850608826}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8394065499305725},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6429495215415955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6220746636390686},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.6182966232299805},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5770624876022339},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5735263228416443},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5564442873001099},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5183113813400269},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.49017244577407837},{"id":"https://openalex.org/C155386361","wikidata":"https://www.wikidata.org/wiki/Q1649571","display_name":"Process control","level":3,"score":0.44609832763671875},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.41306206583976746},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41017866134643555},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3938596248626709},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2666572332382202},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22067996859550476},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20072424411773682},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17824795842170715},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17637547850608826},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2169435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2169435","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W1493992682","https://openalex.org/W1503103436","https://openalex.org/W1582019256","https://openalex.org/W1601793939","https://openalex.org/W1602071261","https://openalex.org/W1761143336","https://openalex.org/W2103079441","https://openalex.org/W2111064169","https://openalex.org/W2114621701","https://openalex.org/W2124784317","https://openalex.org/W2126416778","https://openalex.org/W2133630856","https://openalex.org/W2145525199","https://openalex.org/W2150188214","https://openalex.org/W2153859984","https://openalex.org/W2156237361","https://openalex.org/W2160457997","https://openalex.org/W2169653921","https://openalex.org/W3140053820","https://openalex.org/W4246982917","https://openalex.org/W4250504068","https://openalex.org/W6635893132"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W2371329481","https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W2564437568","https://openalex.org/W2162806231","https://openalex.org/W2080140894","https://openalex.org/W2037625031"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,25,43],"power":[4,52],"gating":[5],"design":[6,63],"that":[7,60,71],"considers":[8],"process":[9,55,68,86],"variation":[10,69],"for":[11,24],"proper":[12],"wakeup":[13,77],"control.":[14],"First,":[15],"the":[16,48,61,72,76],"surge":[17,73],"current":[18,74],"constraint":[19],"is":[20,64],"examined":[21],"and":[22,27,75],"refined":[23],"simpler":[26],"more":[28],"realistic":[29],"view":[30],"of":[31,42,51],"inter-module":[32],"reliability.":[33],"Following":[34],"that,":[35],"several":[36],"circuits":[37],"are":[38,79],"proposed":[39,62],"on":[40],"top":[41],"delay":[44],"chain":[45],"to":[46,54,66,82],"adapt":[47],"timing":[49],"control":[50],"switches":[53],"variations.":[56],"Experimental":[57],"results":[58],"show":[59],"able":[65],"track":[67],"such":[70],"time":[78],"both":[80],"kept":[81],"expectation":[83],"in":[84],"all":[85],"corners.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}