{"id":"https://openalex.org/W2052038426","doi":"https://doi.org/10.1109/tvlsi.2011.2166092","title":"An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing","display_name":"An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing","publication_year":2011,"publication_date":"2011-12-03","ids":{"openalex":"https://openalex.org/W2052038426","doi":"https://doi.org/10.1109/tvlsi.2011.2166092","mag":"2052038426"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2166092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2166092","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101981427","display_name":"Kuo\u2010Hsing Cheng","orcid":"https://orcid.org/0000-0002-0997-5264"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053045810","display_name":"Kai\u2010Wei Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Wei Hong","raw_affiliation_strings":["Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018426813","display_name":"Chi-Fa Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Fa Hsu","raw_affiliation_strings":["Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043711648","display_name":"Bo-Qian Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bo-Qian Jiang","raw_affiliation_strings":["Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal Integrated Circuit Design Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101981427"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.5299,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70062923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"10","first_page":"1818","last_page":"1827"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.8080984354019165},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7730355262756348},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6847047805786133},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.577187716960907},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5738223195075989},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5612974762916565},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5590004324913025},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5498233437538147},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5150508880615234},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5012869834899902},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.48198193311691284},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.44316452741622925},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.43966934084892273},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43762892484664917},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4318256378173828},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4230934679508209},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40410712361335754},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.28813621401786804},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.26489078998565674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18821203708648682},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1673622727394104},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10573258996009827}],"concepts":[{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.8080984354019165},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7730355262756348},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6847047805786133},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.577187716960907},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5738223195075989},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5612974762916565},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5590004324913025},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5498233437538147},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5150508880615234},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5012869834899902},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.48198193311691284},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.44316452741622925},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.43966934084892273},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43762892484664917},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4318256378173828},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4230934679508209},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40410712361335754},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.28813621401786804},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.26489078998565674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18821203708648682},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1673622727394104},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10573258996009827},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2166092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2166092","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1524292748","https://openalex.org/W1831473815","https://openalex.org/W1986547568","https://openalex.org/W2057007249","https://openalex.org/W2074806558","https://openalex.org/W2082030077","https://openalex.org/W2097149427","https://openalex.org/W2111592345","https://openalex.org/W2124140800","https://openalex.org/W2126227985","https://openalex.org/W2129435173","https://openalex.org/W2151516060","https://openalex.org/W2161511118","https://openalex.org/W2161700969","https://openalex.org/W2166287616","https://openalex.org/W2166826967","https://openalex.org/W2167044049","https://openalex.org/W2169622190","https://openalex.org/W2540774492","https://openalex.org/W2542557362","https://openalex.org/W6638798140"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2286776167","https://openalex.org/W1842357617","https://openalex.org/W2133326759","https://openalex.org/W2117541676","https://openalex.org/W2389820945","https://openalex.org/W60672686","https://openalex.org/W2205497670","https://openalex.org/W4313332229","https://openalex.org/W2163637408"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"all-digital":[4],"clock":[5,23],"synchronization":[6],"buffer":[7],"(CSB)":[8],"with":[9,44,55],"one-cycle":[10,36],"dynamic":[11,37,42,52],"synchronization.":[12],"The":[13,33,48,60,81,97],"CSB":[14,34,49],"synchronizes":[15,40],"the":[16,41],"input":[17],"and":[18,39,78,84,90],"output":[19],"clocks":[20],"in":[21],"three":[22],"cycles":[24],"but":[25],"maintains":[26],"one":[27],"cycle":[28],"at":[29,93],"fastest":[30],"operating":[31,71],"frequency.":[32],"achieves":[35],"locking":[38],"frequencies":[43],"a":[45,56,65],"modified":[46,57],"structure.":[47],"compensates":[50],"for":[51],"phase":[53],"error":[54],"fine-tuned":[58],"circuit.":[59],"chip":[61,102],"is":[62,74,103],"fabricated":[63],"using":[64],"130-nm":[66],"standard":[67],"CMOS":[68],"process.":[69],"Its":[70],"frequency":[72],"range":[73],"between":[75],"300":[76],"MHz":[77],"800":[79,94],"MHz.":[80],"power":[82],"consumption":[83],"RMS":[85],"jitter":[86],"are":[87],"2.4":[88],"mW":[89],"2.25":[91],"ps":[92],"MHz,":[95],"respectively.":[96],"active":[98],"area":[99],"of":[100],"this":[101],"0.015":[104],"mm":[105],"<sup":[106],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[107],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[108],".":[109]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}