{"id":"https://openalex.org/W1986418066","doi":"https://doi.org/10.1109/tvlsi.2011.2165974","title":"Optimizing Video Application Design for Phase-Change RAM-Based Main Memory","display_name":"Optimizing Video Application Design for Phase-Change RAM-Based Main Memory","publication_year":2011,"publication_date":"2011-10-12","ids":{"openalex":"https://openalex.org/W1986418066","doi":"https://doi.org/10.1109/tvlsi.2011.2165974","mag":"1986418066"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2165974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2165974","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013848142","display_name":"Suknam Kwon","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suknam Kwon","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol. (POSTECH), Pohang, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol. (POSTECH), Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol. (POSTECH), Pohang, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol. (POSTECH), Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048785540","display_name":"Sunggu Lee","orcid":"https://orcid.org/0000-0003-3858-0779"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunggu Lee","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol. (POSTECH), Pohang, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol. (POSTECH), Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010588616","display_name":"Jinpyo Park","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinpyo Park","raw_affiliation_strings":["System LSI, Samsung Electronics Limited, Yongin si, Gyeonggi, South Korea","Syst. LSI, Samsung Electron., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI, Samsung Electronics Limited, Yongin si, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Syst. LSI, Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8034,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85364507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"20","issue":"11","first_page":"2011","last_page":"2019"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8802762031555176},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.7026051878929138},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.7010481357574463},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.6203404068946838},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5247319340705872},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4869769513607025},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4851875901222229},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4405689239501953},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.433888703584671},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42679375410079956},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35605716705322266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34223076701164246},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3376352787017822},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33162644505500793},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3243800401687622},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.19751232862472534},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13349634408950806},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09515303373336792}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8802762031555176},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.7026051878929138},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.7010481357574463},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.6203404068946838},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5247319340705872},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4869769513607025},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4851875901222229},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4405689239501953},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.433888703584671},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42679375410079956},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35605716705322266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34223076701164246},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3376352787017822},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33162644505500793},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3243800401687622},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.19751232862472534},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13349634408950806},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09515303373336792},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2011.2165974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2165974","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/27505","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/27505","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1973735988","https://openalex.org/W2032091965","https://openalex.org/W2035934766","https://openalex.org/W2047427636","https://openalex.org/W2048588974","https://openalex.org/W2091878512","https://openalex.org/W2094043668","https://openalex.org/W2097823832","https://openalex.org/W2099798359","https://openalex.org/W2102449048","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2115500527","https://openalex.org/W2130657217","https://openalex.org/W2135393827","https://openalex.org/W2144005128","https://openalex.org/W2147539449","https://openalex.org/W2161678437","https://openalex.org/W2165072326","https://openalex.org/W2171148960","https://openalex.org/W4214773815","https://openalex.org/W4244361616","https://openalex.org/W6643655087","https://openalex.org/W6659459035"],"related_works":["https://openalex.org/W2019862949","https://openalex.org/W2349033888","https://openalex.org/W2561005478","https://openalex.org/W2091878512","https://openalex.org/W1554378476","https://openalex.org/W2140386982","https://openalex.org/W3048967625","https://openalex.org/W1578129872","https://openalex.org/W4248614727","https://openalex.org/W2296275612"],"abstract_inverted_index":{"Video":[0],"applications":[1],"including":[2],"video":[3,44,78],"codecs":[4],"place":[5],"a":[6,74],"large":[7],"traffic":[8],"demand":[9],"on":[10],"main":[11,83],"memory.":[12,84],"Emerging":[13],"memory":[14,55],"technology,":[15,56],"such":[16],"as":[17],"phase-change":[18],"RAM":[19],"(PRAM)":[20],"tends":[21],"to":[22,42,47,49,58,76,89,116],"suffer":[23],"from":[24],"the":[25,31,50,60,91,117],"write":[26,92],"endurance":[27,93],"problem,":[28],"in":[29,64,111],"which":[30],"maximum":[32],"number":[33,61],"of":[34,53,62,66,108],"writes":[35,63],"is":[36,40],"limited.":[37],"Thus,":[38],"it":[39],"required":[41],"improve":[43],"application":[45,79],"designs":[46],"adapt":[48],"new":[51],"requirements":[52],"emerging":[54],"i.e.,":[57],"minimize":[59],"terms":[65],"bit":[67,112],"updates.":[68],"In":[69],"this":[70],"paper,":[71],"we":[72],"present":[73],"way":[75],"optimize":[77],"design":[80],"for":[81,123],"PRAM-based":[82],"We":[85],"propose":[86],"two":[87],"methods":[88,122],"resolve":[90],"problem:":[94],"inter-block":[95],"differential":[96],"data":[97,120],"encoding":[98,121],"and":[99],"inter-frame":[100],"multiple":[101],"experts.":[102],"Experimental":[103],"results":[104],"show":[105],"an":[106],"average":[107],"18.4%":[109],"reduction":[110],"updates":[113],"when":[114],"compared":[115],"best":[118],"existing":[119],"PRAM.":[124]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}