{"id":"https://openalex.org/W1983418307","doi":"https://doi.org/10.1109/tvlsi.2011.2165568","title":"Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers","display_name":"Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers","publication_year":2011,"publication_date":"2011-10-11","ids":{"openalex":"https://openalex.org/W1983418307","doi":"https://doi.org/10.1109/tvlsi.2011.2165568","mag":"1983418307"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2165568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2165568","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109093165","display_name":"Yu-Jen Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Jen Huang","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109093165"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06375871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"11","first_page":"2123","last_page":"2127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6281784176826477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.614901065826416},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6041936874389648},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.602934718132019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.546122670173645},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5269404649734497},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.49715951085090637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46186524629592896},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4594349265098572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31146103143692017},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17625027894973755},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12263494729995728}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6281784176826477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.614901065826416},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6041936874389648},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.602934718132019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.546122670173645},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5269404649734497},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.49715951085090637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46186524629592896},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4594349265098572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31146103143692017},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17625027894973755},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12263494729995728},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2165568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2165568","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1563309336","https://openalex.org/W1769210942","https://openalex.org/W2005756324","https://openalex.org/W2020281332","https://openalex.org/W2040381583","https://openalex.org/W2080319195","https://openalex.org/W2098021146","https://openalex.org/W2099176192","https://openalex.org/W2123069176","https://openalex.org/W2128510599","https://openalex.org/W2137716383","https://openalex.org/W2140432262","https://openalex.org/W2158630255","https://openalex.org/W2165749494","https://openalex.org/W2169391462","https://openalex.org/W3145297239"],"related_works":["https://openalex.org/W2753223082","https://openalex.org/W3025119703","https://openalex.org/W2347757802","https://openalex.org/W600655143","https://openalex.org/W4248792787","https://openalex.org/W4385372470","https://openalex.org/W1559940255","https://openalex.org/W2373396576","https://openalex.org/W2978632086","https://openalex.org/W4386582991"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"enhanced":[4,25,62],"IEEE":[5,26,63],"1500":[6,27,64],"test":[7,28,39,46,65],"wrapper":[8,29,66],"to":[9,23,35],"support":[10],"the":[11,16,24,44,55,61],"testing":[12],"and":[13,77],"diagnosis":[14],"of":[15],"single-port":[17,75],"or":[18],"multi-port":[19],"RAM":[20,76,85],"core":[21],"attached":[22],"without":[30],"incurring":[31],"large":[32],"area":[33,57],"overhead":[34],"small":[36],"memories.":[37],"Effective":[38],"time":[40],"reduction":[41],"techniques":[42],"for":[43,59,71,80],"proposed":[45],"scheme":[47],"are":[48],"also":[49],"proposed.":[50],"Simulation":[51],"results":[52],"show":[53],"that":[54],"additional":[56],"cost":[58],"implementing":[60],"is":[67],"only":[68,78],"about":[69],"0.58%":[70],"a":[72,81],"64":[73,82],"K-bit":[74,83],"0.57%":[79],"two-port":[84],"in":[86],"90-nm":[87],"technology.":[88]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}