{"id":"https://openalex.org/W1969081609","doi":"https://doi.org/10.1109/tvlsi.2011.2163651","title":"Functional Test-Sequence Grading at Register-Transfer Level","display_name":"Functional Test-Sequence Grading at Register-Transfer Level","publication_year":2011,"publication_date":"2011-09-21","ids":{"openalex":"https://openalex.org/W1969081609","doi":"https://doi.org/10.1109/tvlsi.2011.2163651","mag":"1969081609"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2163651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2163651","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10161/4641","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008301652","display_name":"Hongxia Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongxia Fang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036507220","display_name":"Abhijit Jas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Jas","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Intel Corp., Austin TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Austin TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113886066","display_name":"Srinivas Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Patil","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Intel Corp., Austin TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Austin TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111987206","display_name":"Chandra Tirumurti","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandra Tirumurti","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Intel Corp., Austin TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Austin TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7729,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71759941,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"20","issue":"10","first_page":"1890","last_page":"1894"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-biquad-filter","display_name":"Digital biquad filter","score":0.7850243449211121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.55135577917099},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.51201993227005},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5055456161499023},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.4615367352962494},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45612800121307373},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.34995895624160767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3409879803657532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20535704493522644},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1989673376083374},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16204968094825745},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.15133872628211975},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13650906085968018}],"concepts":[{"id":"https://openalex.org/C14455310","wikidata":"https://www.wikidata.org/wiki/Q5276043","display_name":"Digital biquad filter","level":4,"score":0.7850243449211121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.55135577917099},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.51201993227005},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5055456161499023},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.4615367352962494},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45612800121307373},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.34995895624160767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3409879803657532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20535704493522644},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1989673376083374},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16204968094825745},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.15133872628211975},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13650906085968018},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2011.2163651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2163651","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:dukespace.lib.duke.edu:10161/4641","is_oa":true,"landing_page_url":"http://hdl.handle.net/10161/4641","pdf_url":null,"source":{"id":"https://openalex.org/S4306400687","display_name":"DukeSpace (Duke University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I170897317","host_organization_name":"Duke University","host_organization_lineage":["https://openalex.org/I170897317"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"}],"best_oa_location":{"id":"pmh:oai:dukespace.lib.duke.edu:10161/4641","is_oa":true,"landing_page_url":"http://hdl.handle.net/10161/4641","pdf_url":null,"source":{"id":"https://openalex.org/S4306400687","display_name":"DukeSpace (Duke University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I170897317","host_organization_name":"Duke University","host_organization_lineage":["https://openalex.org/I170897317"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1500849457","https://openalex.org/W1525885020","https://openalex.org/W1600468096","https://openalex.org/W1829792471","https://openalex.org/W1888190191","https://openalex.org/W1915857416","https://openalex.org/W1969081609","https://openalex.org/W1976431848","https://openalex.org/W2023893309","https://openalex.org/W2062163196","https://openalex.org/W2110548745","https://openalex.org/W2119041895","https://openalex.org/W2121331887","https://openalex.org/W2122578592","https://openalex.org/W2124618076","https://openalex.org/W2132789645","https://openalex.org/W2141082692","https://openalex.org/W2142015172","https://openalex.org/W2142736763","https://openalex.org/W2146301306","https://openalex.org/W2147077604","https://openalex.org/W2147083788","https://openalex.org/W2151740582","https://openalex.org/W2153450600","https://openalex.org/W2167069171","https://openalex.org/W2170750518","https://openalex.org/W2537440096","https://openalex.org/W4235021998"],"related_works":["https://openalex.org/W2538593453","https://openalex.org/W2357947109","https://openalex.org/W2944010983","https://openalex.org/W2078387327","https://openalex.org/W2015413700","https://openalex.org/W2133409816","https://openalex.org/W1912477014","https://openalex.org/W2148843359","https://openalex.org/W1987791642","https://openalex.org/W2142945172"],"abstract_inverted_index":{"We":[0],"propose":[1],"output":[2,69],"deviations":[3,41,70],"as":[4],"a":[5],"surrogate":[6],"metric":[7,42],"to":[8,78],"grade":[9],"functional":[10,63],"test":[11,64],"sequences":[12,65],"at":[13],"the":[14,24,30,34,40],"register-transfer":[15],"level":[16],"without":[17],"explicit":[18],"fault":[19,74],"simulation.":[20],"Experimental":[21],"results":[22],"for":[23,53],"open-source":[25],"Biquad":[26],"filter":[27],"core":[28],"and":[29,46,56],"Scheduler":[31],"module":[32],"of":[33],"Illinois":[35],"Verilog":[36],"Model":[37],"show":[38,61],"that":[39,62],"is":[43],"computationally":[44],"efficient":[45],"it":[47],"correlates":[48],"well":[49],"with":[50],"gate-level":[51,73],"coverage":[52,75],"stuck-at,":[54],"transition-delay":[55],"bridging":[57],"faults.":[58],"Results":[59],"also":[60],"reordered":[66],"based":[67],"on":[68],"provide":[71],"steeper":[72],"ramp-up":[76],"compared":[77],"other":[79],"ordering":[80],"methods.":[81]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}