{"id":"https://openalex.org/W2058002953","doi":"https://doi.org/10.1109/tvlsi.2011.2163535","title":"Power Yield Analysis Under Process and Temperature Variations","display_name":"Power Yield Analysis Under Process and Temperature Variations","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2058002953","doi":"https://doi.org/10.1109/tvlsi.2011.2163535","mag":"2058002953"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2163535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2163535","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009669824","display_name":"Kian Haghdad","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kian Haghdad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]},{"id":"https://openalex.org/I4210123647","display_name":"American University in Cairo New York Office","ror":"https://ror.org/02e31nc37","country_code":"US","type":"education","lineage":["https://openalex.org/I4210123647","https://openalex.org/I80693520"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Electronics Engineering Department, American University, Cairo, New York, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Electronics Engineering Department, American University, Cairo, New York, NY, USA","institution_ids":["https://openalex.org/I4210123647"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4327,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.89502554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"20","issue":"10","first_page":"1794","last_page":"1803"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6232312917709351},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5974560379981995},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5916485786437988},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.541122317314148},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5020694732666016},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4929825961589813},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47865164279937744},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.47377872467041016},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45857909321784973},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43044939637184143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42752110958099365},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.41841399669647217},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41128775477409363},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41116607189178467},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3782343566417694},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27205991744995117},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2608785033226013},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25092318654060364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2407301664352417},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.20124095678329468},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.12441268563270569}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6232312917709351},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5974560379981995},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5916485786437988},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.541122317314148},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5020694732666016},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4929825961589813},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47865164279937744},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.47377872467041016},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45857909321784973},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43044939637184143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42752110958099365},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.41841399669647217},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41128775477409363},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41116607189178467},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3782343566417694},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27205991744995117},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2608785033226013},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25092318654060364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2407301664352417},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.20124095678329468},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.12441268563270569},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2163535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2163535","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1991507789","https://openalex.org/W2000819064","https://openalex.org/W2022261649","https://openalex.org/W2035894108","https://openalex.org/W2051812692","https://openalex.org/W2087773252","https://openalex.org/W2091696547","https://openalex.org/W2096498877","https://openalex.org/W2102913584","https://openalex.org/W2106750098","https://openalex.org/W2114817142","https://openalex.org/W2115095638","https://openalex.org/W2118955652","https://openalex.org/W2121536510","https://openalex.org/W2125892790","https://openalex.org/W2129960401","https://openalex.org/W2130601386","https://openalex.org/W2134141201","https://openalex.org/W2135277685","https://openalex.org/W2136328167","https://openalex.org/W2141721356","https://openalex.org/W2148575734","https://openalex.org/W2151664712","https://openalex.org/W2152531251","https://openalex.org/W2158554227","https://openalex.org/W2170918065","https://openalex.org/W3149694916","https://openalex.org/W4230035938","https://openalex.org/W4240567521","https://openalex.org/W4240732800","https://openalex.org/W4251811355","https://openalex.org/W4253257278","https://openalex.org/W6672556086"],"related_works":["https://openalex.org/W2108172432","https://openalex.org/W2525077515","https://openalex.org/W4245545105","https://openalex.org/W121910558","https://openalex.org/W2118152793","https://openalex.org/W2119232911","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W2564437568","https://openalex.org/W2037625031"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,71,94],"method":[4],"is":[5,68],"proposed":[6],"to":[7,39],"accurately":[8],"estimate":[9],"the":[10,26,35,40,43,47,52,57,65,76,79,83,90,99,103,114,117],"power":[11,48,66],"yield,":[12],"considering":[13,51],"process-induced":[14,53],"temperature":[15,27,58,104],"and":[16,28,59,105],"supply":[17],"voltage":[18,106],"variations.":[19],"Process":[20],"variations":[21,41],"impose":[22],"statistical":[23,54,100],"behavior":[24],"on":[25,89],"leakage":[29],"current.":[30],"This,":[31],"in":[32,42,82],"turn,":[33],"impacts":[34],"IR":[36],"drops":[37],"due":[38],"current,":[44],"drawn":[45],"off":[46],"grid.":[49],"By":[50],"profile":[55],"of":[56,78,102,116],"V":[60],"<sub":[61],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[63],",":[64],"yield":[67,96],"estimated":[69],"for":[70],"chip.":[72],"This":[73],"helps":[74],"check":[75],"robustness":[77],"circuits":[80],"early":[81],"design":[84],"process.":[85],"The":[86],"experimental":[87],"results":[88],"ISCAS89":[91],"benchmarks":[92],"indicate":[93],"significant":[95],"loss,":[97],"if":[98],"measures":[101],"drop":[107],"are":[108],"ignored.":[109],"Monte":[110],"Carlo":[111],"simulations":[112],"verify":[113],"accuracy":[115],"developed":[118],"methodology.":[119]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}