{"id":"https://openalex.org/W2081026256","doi":"https://doi.org/10.1109/tvlsi.2011.2163533","title":"Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating","display_name":"Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating","publication_year":2011,"publication_date":"2011-09-22","ids":{"openalex":"https://openalex.org/W2081026256","doi":"https://doi.org/10.1109/tvlsi.2011.2163533","mag":"2081026256"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2163533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2163533","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Electrical and Computer Engineering, Univesity of Wisconsin\u2014Madison, Madison, Wisconsin, United States","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Univesity of Wisconsin\u2014Madison, Madison, Wisconsin, United States","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076543905","display_name":"Abhishek Sinkar","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhishek Sinkar","raw_affiliation_strings":["Electrical and Computer Engineering, Univesity of Wisconsin\u2014Madison, Madison, Wisconsin, United States","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Univesity of Wisconsin\u2014Madison, Madison, Wisconsin, United States","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039958474","display_name":"Jun Seomun","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun Seomun","raw_affiliation_strings":["Department of Electrical Engineering, KAST, Daejeon, Daejeon, Republic of Korea","Dept. of Electr. Eng., Korea Adv. Inst. of Technol. (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAST, Daejeon, Daejeon, Republic of Korea","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., Korea Adv. Inst. of Technol. (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAST, Daejeon, Daejeon, Republic of Korea","Dept. of Electr. Eng., Korea Adv. Inst. of Technol. (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAST, Daejeon, Daejeon, Republic of Korea","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., Korea Adv. Inst. of Technol. (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037648751"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12579501,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"10","first_page":"1885","last_page":"1890"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8888720273971558},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5973973274230957},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5432537794113159},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.54300457239151},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.49936485290527344},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.49337664246559143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48997464776039124},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4882795810699463},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4585992097854614},{"id":"https://openalex.org/keywords/maximum-power-principle","display_name":"Maximum power principle","score":0.45145735144615173},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44327327609062195},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.42015087604522705},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.41522255539894104},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4055931270122528},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4045131802558899},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35862085223197937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3537057042121887},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17866182327270508}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8888720273971558},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5973973274230957},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5432537794113159},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.54300457239151},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.49936485290527344},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.49337664246559143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48997464776039124},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4882795810699463},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4585992097854614},{"id":"https://openalex.org/C116615679","wikidata":"https://www.wikidata.org/wiki/Q6795908","display_name":"Maximum power principle","level":3,"score":0.45145735144615173},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44327327609062195},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.42015087604522705},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.41522255539894104},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4055931270122528},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4045131802558899},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35862085223197937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3537057042121887},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17866182327270508},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2163533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2163533","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1591241315","https://openalex.org/W2054687019","https://openalex.org/W2078423579","https://openalex.org/W2116359224","https://openalex.org/W2127039903","https://openalex.org/W2150283124","https://openalex.org/W2154345798","https://openalex.org/W3143592324"],"related_works":["https://openalex.org/W2004834197","https://openalex.org/W1970386983","https://openalex.org/W2207750882","https://openalex.org/W2074723291","https://openalex.org/W3005731895","https://openalex.org/W2143954265","https://openalex.org/W4255392205","https://openalex.org/W2464594873","https://openalex.org/W2168289249","https://openalex.org/W3035062237"],"abstract_inverted_index":{"A":[0],"large":[1],"spread":[2],"of":[3,15,28,118,146,163],"leakage":[4,65,140],"power":[5,13,66,109,156,168],"due":[6,137],"to":[7,101,138],"process":[8],"variations":[9,67],"impacts":[10],"the":[11,54,88,95,103,115,130,144,151],"total":[12,89],"consumption":[14],"integrated":[16],"circuits":[17],"(ICs)":[18],"substantially.":[19],"This":[20],"in":[21,79],"turn":[22],"may":[23],"reduce":[24],"frequency":[25,63,105,117],"and/or":[26],"yield":[27],"power-constrained":[29],"designs.":[30],"Facing":[31],"such":[32,149],"challenges,":[33],"we":[34,57,133],"propose":[35],"two":[36],"methods":[37],"using":[38],"power-gating":[39],"(PG)":[40],"devices":[41,148],"whose":[42],"effective":[43],"width":[44,90,145],"can":[45],"be":[46],"adjusted":[47],"during":[48],"a":[49,70,80,107],"post-silicon":[50],"tuning":[51],"process.":[52],"In":[53,129],"first":[55],"method,":[56,132],"consider":[58],"processors":[59,124],"exhibiting":[60],"substantial":[61],"core-to-core":[62],"and":[64,94,122],"while":[68],"only":[69],"global":[71,96,104],"voltage/frequency":[72],"domain":[73],"is":[74,125],"supported.":[75],"Since":[76],"each":[77,91],"core":[78],"processor":[81],"often":[82],"has":[83],"its":[84],"own":[85],"PG":[86,92,147],"device,":[87],"device":[93],"voltage":[97],"are":[98,170],"tuned":[99],"jointly":[100],"maximize":[102],"for":[106],"given":[108,155],"constraint.":[110,157],"Our":[111,158],"experiment":[112,159],"demonstrates":[113],"that":[114,150,161],"maximum":[116],"2-,":[119],"4-,":[120],"8-,":[121],"16-core":[123],"improved":[126],"by":[127],"5%-21%.":[128],"second":[131],"take":[134],"rejected":[135],"dies":[136,152,165],"excessive":[139],"power.":[141],"We":[142],"adjust":[143],"satisfy":[153],"their":[154,167],"shows":[160],"88%-98%":[162],"discarded":[164],"violating":[166],"constraint":[169],"recovered.":[171]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}