{"id":"https://openalex.org/W2035342163","doi":"https://doi.org/10.1109/tvlsi.2011.2162861","title":"The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating","display_name":"The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating","publication_year":2011,"publication_date":"2011-08-25","ids":{"openalex":"https://openalex.org/W2035342163","doi":"https://doi.org/10.1109/tvlsi.2011.2162861","mag":"2035342163"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2162861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2162861","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000817401","display_name":"Shmuel Wimer","orcid":"https://orcid.org/0000-0002-5728-0061"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shmuel Wimer","raw_affiliation_strings":["School of Engineering, Bar-llan University, Ramat-Gan, Israel","Sch. of Eng., Bar Ilan Univ., Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Bar-llan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"Sch. of Eng., Bar Ilan Univ., Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055210733","display_name":"Israel Koren","orcid":"https://orcid.org/0000-0003-2741-7108"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Israel Koren","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7278,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.93410347,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"10","first_page":"1772","last_page":"1780"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8915378451347351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6446655988693237},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6091904640197754},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5628432631492615},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5153517127037048},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49374470114707947},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.44905969500541687},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4487619400024414},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4429195523262024},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42576029896736145},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4163798987865448},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39053666591644287},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.38462501764297485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3269229233264923},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.32268649339675903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31396326422691345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23008546233177185},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.22588619589805603},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19780167937278748},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16972386837005615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.159695565700531},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12687081098556519},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09779924154281616}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8915378451347351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6446655988693237},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6091904640197754},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5628432631492615},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5153517127037048},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49374470114707947},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.44905969500541687},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4487619400024414},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4429195523262024},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42576029896736145},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4163798987865448},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39053666591644287},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.38462501764297485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3269229233264923},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32268649339675903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31396326422691345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23008546233177185},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.22588619589805603},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19780167937278748},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16972386837005615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.159695565700531},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12687081098556519},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09779924154281616},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2162861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2162861","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1556480701","https://openalex.org/W1594033353","https://openalex.org/W1658200930","https://openalex.org/W1970310355","https://openalex.org/W1982784844","https://openalex.org/W2011039300","https://openalex.org/W2022806103","https://openalex.org/W2096050740","https://openalex.org/W2129173641","https://openalex.org/W2136047350","https://openalex.org/W2136244995","https://openalex.org/W2137310043","https://openalex.org/W2138388708","https://openalex.org/W2140615181","https://openalex.org/W2142838686","https://openalex.org/W2143629014","https://openalex.org/W2148565312","https://openalex.org/W2150499679","https://openalex.org/W2164424155","https://openalex.org/W2167848093","https://openalex.org/W2172010755","https://openalex.org/W3089937351","https://openalex.org/W4244379914","https://openalex.org/W4249004757","https://openalex.org/W6680648661"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2803012234","https://openalex.org/W2144282137","https://openalex.org/W2199871724","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W2151287729","https://openalex.org/W2087612346"],"abstract_inverted_index":{"Gating":[0],"of":[1,27,81,91,100],"the":[2,28,37,42,47,58,82,92,113,116],"clock":[3,29,53,75,84],"signal":[4],"in":[5,50],"VLSI":[6],"chips":[7],"is":[8,62,107],"nowadays":[9],"a":[10,24,51,103,121,126],"mainstream":[11],"design":[12],"methodology":[13,77],"for":[14,46,102,120],"reducing":[15],"switching":[16,86],"power":[17,39,48],"consumption.":[18],"In":[19],"this":[20],"paper":[21],"we":[22],"develop":[23],"probabilistic":[25],"model":[26],"gating":[30,76,94,106],"network":[31],"that":[32],"allows":[33],"us":[34],"to":[35],"quantify":[36],"expected":[38],"savings":[40,49,80],"and":[41,57,69,112,125],"implied":[43],"overhead.":[44],"Expressions":[45],"gated":[52],"tree":[54,85],"are":[55,96],"presented":[56],"optimal":[59],"gater":[60],"fan-out":[61],"derived,":[63],"based":[64],"on":[65],"flip-flops":[66],"toggling":[67],"probabilities":[68],"process":[70],"technology":[71],"parameters.":[72],"The":[73,88,98,110],"resulting":[74],"achieves":[78],"10%":[79],"total":[83],"power.":[87],"timing":[89],"implications":[90],"proposed":[93],"scheme":[95],"discussed.":[97,109],"grouping":[99],"FFs":[101],"joint":[104],"clocked":[105],"also":[108],"analysis":[111],"results":[114],"match":[115],"experimental":[117],"data":[118],"obtained":[119],"3-D":[122],"graphics":[123],"processor":[124],"16-bit":[127],"microcontroller,":[128],"both":[129],"designed":[130],"at":[131],"65-nanometer":[132],"technology.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}