{"id":"https://openalex.org/W2051765321","doi":"https://doi.org/10.1109/tvlsi.2011.2161679","title":"A Low Cost Calibrated DAC for High-Resolution Video Display System","display_name":"A Low Cost Calibrated DAC for High-Resolution Video Display System","publication_year":2011,"publication_date":"2011-08-15","ids":{"openalex":"https://openalex.org/W2051765321","doi":"https://doi.org/10.1109/tvlsi.2011.2161679","mag":"2051765321"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2161679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2161679","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082261661","display_name":"Meng-Hung Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Hung Shen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071543177","display_name":"Po-Chiun Huang","orcid":"https://orcid.org/0000-0001-5469-3795"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Chiun Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082261661"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":1.2591,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.79238494,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"9","first_page":"1743","last_page":"1747"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.7858099341392517},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6940973997116089},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.6866762638092041},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.6850030422210693},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.646324634552002},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.6387791633605957},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.626771092414856},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5388175845146179},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.49752119183540344},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46219688653945923},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.4398699998855591},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4343148469924927},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.43070054054260254},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.42226776480674744},{"id":"https://openalex.org/keywords/current-source","display_name":"Current source","score":0.42011559009552},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33565255999565125},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32141444087028503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2845035791397095},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1327160894870758}],"concepts":[{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.7858099341392517},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6940973997116089},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.6866762638092041},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.6850030422210693},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.646324634552002},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.6387791633605957},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.626771092414856},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5388175845146179},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.49752119183540344},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46219688653945923},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4398699998855591},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4343148469924927},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.43070054054260254},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.42226776480674744},{"id":"https://openalex.org/C2781331714","wikidata":"https://www.wikidata.org/wiki/Q1163768","display_name":"Current source","level":3,"score":0.42011559009552},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33565255999565125},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32141444087028503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2845035791397095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1327160894870758},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2161679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2161679","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994791663","https://openalex.org/W2050409644","https://openalex.org/W2096757779","https://openalex.org/W2105510174","https://openalex.org/W2126860636","https://openalex.org/W2140823559","https://openalex.org/W2148767414","https://openalex.org/W2153793371","https://openalex.org/W2158387186","https://openalex.org/W2176122793"],"related_works":["https://openalex.org/W2896282852","https://openalex.org/W2025217054","https://openalex.org/W2019115495","https://openalex.org/W3023578650","https://openalex.org/W3009663956","https://openalex.org/W2153793371","https://openalex.org/W4315707241","https://openalex.org/W2038124446","https://openalex.org/W2904869669","https://openalex.org/W3109901343"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,36,39,42,75],"digitally":[4],"enhanced":[5],"strategy":[6],"for":[7,51],"current-steering":[8],"digital-to-analog":[9],"converters":[10],"(DACs)":[11],"applied":[12],"to":[13],"video":[14],"systems.":[15],"The":[16],"linearity":[17,114],"error":[18,52],"introduced":[19],"by":[20,28,64],"the":[21,59,66,97,108,128],"wittingly":[22],"small":[23],"current":[24,46,60,90],"sources":[25],"is":[26,62,93,132],"evaluated":[27],"an":[29],"on-chip":[30],"built-in":[31],"self-test":[32],"scheme,":[33],"which":[34],"comprises":[35],"shared":[37],"CalDAC,":[38],"BiasDAC,":[40],"and":[41,54,69,118],"digital":[43,70],"controller.":[44],"Two":[45],"tuning":[47],"loops":[48],"are":[49],"involved":[50],"detection":[53],"compensation.":[55],"Detection":[56],"range":[57,131],"of":[58,89],"deviation":[61],"expanded":[63],"utilizing":[65],"differential":[67],"structure":[68],"signal":[71],"processor":[72],"(DSP).":[73],"For":[74],"12-bit":[76,113],"DAC":[77],"prototype":[78],"realized":[79],"in":[80],"90-nm":[81],"CMOS":[82],"process,":[83],"about":[84],"80%":[85],"gate":[86],"area":[87],"reduction":[88],"source":[91],"array":[92],"achieved":[94],"compared":[95],"with":[96,115],"case":[98],"relying":[99],"on":[100],"intrinsic":[101],"matching":[102],"only.":[103],"Measurement":[104],"results":[105],"demonstrate":[106],"that":[107],"calibrated":[109],"converter":[110],"achieves":[111],"fully":[112],"both":[116],"DNL":[117],"INL":[119],"less":[120],"than":[121],"0.5":[122],"LSB.":[123],"At":[124],"400-MS/s":[125],"update":[126],"rate,":[127],"spurious-free":[129],"dynamic":[130],"59":[133],"dB":[134],"within":[135],"30":[136],"MHz":[137],"bandwidth.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}