{"id":"https://openalex.org/W2045516549","doi":"https://doi.org/10.1109/tvlsi.2011.2161598","title":"Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique","display_name":"Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique","publication_year":2011,"publication_date":"2011-08-03","ids":{"openalex":"https://openalex.org/W2045516549","doi":"https://doi.org/10.1109/tvlsi.2011.2161598","mag":"2045516549"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2161598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2161598","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[{"id":"https://openalex.org/I126145234","display_name":"Chaoyang University of Technology","ror":"https://ror.org/04xwksx09","country_code":"TW","type":"education","lineage":["https://openalex.org/I126145234"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["Department of Information and communication Engineering, Chaoyang University of Technology, Taichung, Taiwan","Department of Information and Communication Eng., Chaoyang University of Technology, Taichung, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Information and communication Engineering, Chaoyang University of Technology, Taichung, Taiwan","institution_ids":["https://openalex.org/I126145234"]},{"raw_affiliation_string":"Department of Information and Communication Eng., Chaoyang University of Technology, Taichung, Taiwan#TAB#","institution_ids":["https://openalex.org/I126145234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019252212"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":2.6496,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.90350674,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"9","first_page":"1738","last_page":"1742"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7120370864868164},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5583263039588928},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.502051591873169},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4947952628135681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48480477929115295},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4830104112625122},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47521811723709106},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4438365399837494},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42832961678504944},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4266206622123718},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4179896116256714},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4122556149959564},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3937990665435791},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28305643796920776},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27732884883880615},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.23731085658073425},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14279231429100037}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7120370864868164},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5583263039588928},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.502051591873169},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4947952628135681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48480477929115295},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4830104112625122},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47521811723709106},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4438365399837494},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42832961678504944},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4266206622123718},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4179896116256714},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4122556149959564},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3937990665435791},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28305643796920776},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27732884883880615},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.23731085658073425},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14279231429100037},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2161598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2161598","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971483604","https://openalex.org/W1973170969","https://openalex.org/W2000068870","https://openalex.org/W2040396433","https://openalex.org/W2048815042","https://openalex.org/W2098862872","https://openalex.org/W2115845944","https://openalex.org/W2126726444","https://openalex.org/W2138134203","https://openalex.org/W2138194622","https://openalex.org/W2146626643","https://openalex.org/W2788794566"],"related_works":["https://openalex.org/W2123171088","https://openalex.org/W2895902477","https://openalex.org/W1867258986","https://openalex.org/W1992944096","https://openalex.org/W1994482877","https://openalex.org/W2045516549","https://openalex.org/W2099477703","https://openalex.org/W4378676343","https://openalex.org/W4206210640","https://openalex.org/W3007619081"],"abstract_inverted_index":{"An":[0],"extended":[1],"true-single-phase-clock":[2],"(E-TSPC)":[3],"based":[4,113],"divide-by-2/3":[5],"counter":[6,49],"design":[7,79],"for":[8,99],"low":[9,13,83],"supply":[10],"voltage":[11],"and":[12,36,127],"power":[14,70,101],"consumption":[15],"applications":[16],"is":[17,28,72,80],"presented.":[18],"By":[19],"using":[20],"a":[21,52],"wired":[22],"or":[23],"scheme;":[24],"only":[25],"one":[26],"transistor":[27,66],"needed":[29],"to":[30,51,82],"implement":[31],"both":[32],"the":[33,37,44,48,57,63,69,77,100,135],"counting":[34],"logic":[35],"mode":[38],"selection":[39],"control.":[40],"This":[41],"can":[42,131],"enhance":[43],"working":[45],"frequency":[46],"of":[47,65],"due":[50],"reduced":[53],"critical":[54],"path":[55],"between":[56,68],"E-TSPC":[58,112],"flip":[59],"flops":[60],"(FFs).":[61],"Since":[62],"number":[64],"stacking":[67],"rails":[71],"kept":[73],"at":[74,91],"merely":[75],"two,":[76],"proposed":[78,136],"sustainable":[81],"V":[84,93,94],"<sub":[85,95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[86,96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[87,97],"operations":[88],"(531":[89],"MHz":[90],"0.6":[92],")":[98],"saving":[102],"purpose.":[103],"Simulation":[104],"results":[105],"show":[106],"that":[107],"compared":[108],"with":[109],"two":[110],"classic":[111],"designs":[114],"in":[115,124,129],"0.18":[116],"m":[117],"process":[118],"technology,":[119],"as":[120,122],"much":[121],"16.4%":[123],"operation":[125],"speed":[126],"39%":[128],"power-delay-product":[130],"be":[132],"achieved":[133],"by":[134],"design.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}